# Automatic Generation of Modular Multipliers for FPGA Applications 

Jean-Michel Muller, Jean-Luc Beuchat

## - To cite this version:

Jean-Michel Muller, Jean-Luc Beuchat. Automatic Generation of Modular Multipliers for FPGA Applications. 2007. ensl-00122716v1

## HAL Id: ensl-00122716 <br> https://ens-lyon.hal.science/ensl-00122716v1

Preprint submitted on 4 Jan 2007 (v1), last revised 24 Nov 2008 (v3)

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Automatic Generation of Modular Multipliers for FPGA Applications 

Jean-Luc Beuchat and Jean-Michel Muller, Senior Member, IEEE<br>LIP Research Report N ${ }^{0}$ 2007-1<br>LIP/Arénaire, CNRS - INRIA - ENS Lyon - Université Lyon 1


#### Abstract

Since redundant number systems allow constant time addition, they are often at the heart of modular multipliers designed for public key cryptography (PKC) applications. Indeed, PKC involves large operands ( 160 to 1024 bits) and several researchers proposed carry-save or borrow-save algorithms. However, these number systems do not take advantage of the dedicated carry logic available in modern Field Programmable Gate Arrays (FPGAs). To overcome this problem, we suggest to perform modular multiplication in a high-radix carry-save number system, where a sum bit of the carry-save representation is replaced by a sum word. Two digits are then added by means of a small Carry-Ripple Adder (CRA). Furthermore, we propose an algorithm which selects the best high-radix carry-save representation for a given modulus, and generates a synthesizable VHDL description of the operator.


## I. Introduction

THIS paper is devoted to the study of modular multiplication of large operands on Field Programmable Gate Arrays (FPGAs). This operation is crucial in many public key cryptosystems (e.g. elliptic curve cryptography, XTR, RSA) and various solutions have already been investigated. Since iterative algorithms allow a good trade-off between calculation time and circuit area, they have received considerable attention. Least significant digit first schemes are often based on Montgomery's algorithm [1]. However, this approach requires pre- and post-processing and is of interest when a large amount of consecutive modular multiplications is required (e.g. modular exponentiation). In this paper, we will consider a most significant digit first scheme. In order to compute $\langle X Y\rangle_{M}=X Y \bmod M$, where $M$ is an n-bit integer such that $2^{n-1}<M<2^{n}$, our algorithm is described by an iterative procedure based on the celebrated Horner's rule:

$$
\langle X Y\rangle_{M}=\left\langle\left(\ldots\left(\left(x_{r-1} Y\right) 2+x_{r-2} Y\right) 2+\ldots\right) 2+x_{0} Y\right\rangle_{M}
$$

where $X$ is an unsigned $r$-bit integer and $Y$ is an $n$-bit integer belonging to $\{0, \ldots, M-1\}$. This equation can be expressed recursively as follows:

$$
\begin{align*}
T[i] & =2 Q[i+1]+x_{i} Y, \\
Q[i] & =\langle T[i]\rangle_{M}, \tag{1}
\end{align*}
$$

where $Q[r]=0$ and $Q[0]=\langle X Y\rangle_{M}$. Since $Q[i+1]$ and $Y$ are less than or equal to $M-1, Q[i]<3 M$ and

[^0]Equation (1) is implemented by means of a left shift, an addition, a comparator, and up to two subtractions to perform the modulo $M$ reduction [2].
Since public key cryptography involves large integers, operands are often represented in the carry-save number system, which allows addition in constant time (see for instance [3]). However, due to the redundancy of this representation, comparison requires a conversion in a non-redundant number system. This operation involves carry propagations, thus losing the main advantage of the carry-save representation. Several improvements of the algorithm sketched by Equation (1) have therefore been investigated to avoid comparisons. They are based on the following observation: computing a number congruent with $Q[i]$ modulo $M$ only requires to inspect a few most significant digits of $T[i]$.

Koç and Hung proposed for instance a carry-save algorithm based on a sign estimation technique [4], [5]. At each step $-M, 0$, or $M$ is added to $T[i]$ according to a few most significant digits of $Q[i+1]$. When the modulus $M$ is known at design time, which is often the case in public key cryptography, another approach consists in building a table $\psi(a)=\left\langle a \cdot 2^{\beta}\right\rangle_{M}$ and in defining the following iteration:

$$
\begin{align*}
T[i] & =2 P[i+1]+x_{i} Y,  \tag{2}\\
P[i] & =\psi\left(T[i] \operatorname{div} 2^{\beta}\right)+\langle T[i]\rangle_{2^{\beta}} \tag{3}
\end{align*}
$$

where $P[r]=0$ and $\beta$ is generally chosen equal to $n$ or $n-1$. Since $\psi\left(T[i] \operatorname{div} 2^{\beta}\right)$ is an $n$-bit number, $P[i]$ and $T[i]$ are respectively $(n+1)$ - and $(n+3)$-bit numbers. Therefore, the algorithm sketched by the above equations require a small table. Carry-save implementations of Equations (2) and (3) have for example been proposed by Jeong and Burleson [6], Kim and Sobelman [7], and Peeters et al. [8]. Takagi and Yajima investigated signed digit-based architectures [9], [10]. Since these algorithms depend on the modulus $M$, they seem likely candidates for cryptographic hardware based on FPGAs: the reconfigurability of these devices allows to optimize the architecture according to some parameters (e. g. the modulus) and to modify the hardware whenever they change.

Modern FPGAs are mainly designed for digital signal processing applications involving rather small operands (16 to 32 bits). FPGA manufacturers chose to include dedicated carry logic allowing the implementation of fast carry-ripple adders (CRA) for such operand sizes. Let us study for example the architecture of a Spartan-3 device. Figure 1 describes the simplified architecture of a slice, which is the main logic resource for


Fig. 1. Simplified diagram of a slice of a Spartan-3 FPGA.
implementing synchronous and combinatorial circuits. Each slice embeds two 4 -input function generators (G-LUT and F-LUT), two storage elements (FFY and FFX), carry logic (CYSELG, CYMUXG, CYSELF, CYMUXF, and CYINIT), arithmetic gates (GAND, FAND, XORG, and XORF), and wide-function multiplexers. Each function generator is implemented by means of a programmable look-up table (LUT). Recall that a full-adder (FA) cell has two bits $x_{i}$ and $y_{i}$, as well as a carry-in bit $c_{\text {in }}$ as inputs, and computes a sum bit $s_{i}$ and a carry-out bit $c_{\text {out }}$ such that $2 c_{\text {out }}+s_{i}=x_{i}+y_{i}+c_{\text {in }}$. Let $h_{i}=x_{i} \oplus y_{i}$. Then, a solution to this equation is given by:

$$
\begin{align*}
s_{i} & =h_{i} \oplus c_{\mathrm{in}}  \tag{4}\\
c_{\mathrm{out}} & = \begin{cases}x_{i} & \text { if } h_{i}=0\left(\text { i.e. } x_{i}=y_{i}\right) \\
c_{\mathrm{in}} & \text { otherwise }\end{cases} \tag{5}
\end{align*}
$$

Assume that the F-LUT function generator computes $h_{i}$. Then, the XORF gate implements Equation (4), whereas Equation (5) involves three multiplexers (CYOF, CYSELF, and CYMUXF). $s_{i}$ is either sent to another slice (output X ) or stored in a flip-flop (FFX). The G-LUT function generator allows to implement a second FA cell within the same slice, which thus embeds a 2-bit CRA. Unfortunately, a conventional carry-save adder (CSA) requires twice as much hardware resources: since each slice has a single input carry CIN, it is impossible to implement two FA cells with independent carry-in bits. Therefore, hardware design tools allocate two functions generators when they are provided with a VHDL description of Equations (4) and (5). It is of course possible to write a VHDL code which explicitly instantiates F-LUT, XORF, and CYMUXF. Note that G-LUT can only be used to implement the control unit or the $\varphi($.$) table. According$ to experiment results, G-LUT often remains unused. Though reducing the number of LUTs of the design, taking advantage
of dedicated logic to describe a CSA leads to a larger operator (Table I). Similar problems arise for instance on all Virtex devices (Xilinx) and Cyclone II FPGAs (Altera). It is therefore interesting to investigate modular multiplication algorithms based on FPGA-friendly number systems.

TABLE I
AREA AND NUMBER OF LUTs OF THREE CARRY-SAVE ITERATION STAGES (Spartan-3 FPGA).

| Algorithm | Without carry logic |  | With carry logic |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\boldsymbol{n}=\mathbf{3 2}$ | $\boldsymbol{n}=\mathbf{6 4}$ | $\boldsymbol{n}=\mathbf{3 2}$ | $\boldsymbol{n}=\mathbf{6 4}$ |
| Jeong and | 107 slices | 210 slices | 119 slices | 232 slices |
| Burleson [6] | 200 LUTs | 392 LUTs | 141 LUTs | 271 LUTs |
| Kim and | 74 slices | 166 slices | 93 slices | 188 slices |
| Sobelman [7] | 139 LUTs | 268 LUTs | 123 LUTS | 249 LUTs |
| Peeters | 74 slices | 160 slices | 95 slices | 190 slices |
| et al. $[8]$ | 140 LUTs | 271 LUTs | 95 LUTs | 190 LUTs |

We proposed a family of radix-2 algorithms designed for FPGAs embedding 4-input LUTs and dedicated carry logic in [11]. Table II compares our iteration stage against three carry-save schemes. Since these results do not include the conversion from carry-save to unsigned integer which occurs at the end of each multiplication, both area and delay of carry-save operators are underestimated. According to this experiment, our approach is efficient for moduli up to 32 bits. Thus, the aim of this paper is to extend our work to larger moduli. In order to benefit from dedicated carry logic available in almost all FPGA families, we suggest to choose a high-radix carry-save number system, where each sum bit of the carrysave representation is replaced by a sum word (Section II). Such a number system allows the design of a modular multiplication algorithm based on small CRAs (Section III). The main originality of our approach is maybe to analyze the modulus $M$ in order to select the most efficient high-radix carrysave representation and to automatically generate the VHDL description of the operator (Section IV). Experimental results validate the efficiency of the proposed modular multiplication scheme (Section V). A small part of this study has been presented in 2005 at the Asilomar conference [12].

TABLE II
AREA AND DELAY OF CARRY-SAVE AND RADIX-2 ITERATION STAGES (Spartan-3 FPGA).

| Algorithm | $\boldsymbol{n}=\mathbf{1 6}$ | $\boldsymbol{n}=\mathbf{3 2}$ | $\boldsymbol{n}=\mathbf{6 4}$ |
| :--- | :--- | :--- | :--- |
| Jeong and Burleson [6] | 58 slices | 127 slices | 236 slices |
|  | 9 ns | 11 ns | 14 ns |
| Kim and Sobelman [7] | 41 slices | 79 slices | 150 slices |
|  | 8 ns | 10 ns | 12 ns |
| Peeters et al. $[8]$ | 50 slices | 86 slices | 163 slices |
|  | 8 ns | 11 ns | 12 ns |
| Beuchat and Muller [11] | 21 slices | 40 slices | 80 slices |
|  | 12 ns | 14 ns | 20 ns |

## II. High-Radix Carry-Save Numbers

A $k$-digit high-radix carry-save number $X$ is denoted by
$X=\left(x_{k-1}, \ldots, x_{0}\right)=\left(\left(x_{k-1}^{(c)}, x_{k-1}^{(s)}\right), \ldots,\left(x_{0}^{(c)}, x_{0}^{(s)}\right)\right)$,
where the $j$ th digit $x_{j}$ consists of an $n_{j}$-bit sum word $x_{j}^{(s)}$ and a carry bit $x_{j}^{(c)}$ such that $x_{j}=x_{j}^{(s)}+x_{j}^{(c)} 2^{n_{j}}$. According to this definition, we have:

$$
\begin{aligned}
X & =x_{0}+x_{1} 2^{n_{0}}+x_{2} 2^{n_{0}+n_{1}}+\ldots+x_{k-1} 2^{n_{0}+\ldots+n_{k-2}} \\
& =x_{0}^{(s)}+\sum_{i=0}^{k-2}\left(x_{i}^{(c)}+x_{i+1}^{(s)}\right) 2^{\sum_{j=0}^{i} n_{i}}+x_{k-1}^{(c)} 2^{\sum_{j=0}^{k-1} n_{i}} .
\end{aligned}
$$

Let us define

$$
X^{(s)}=x_{0}^{(s)}+x_{1}^{(s)} 2^{n_{0}}+\ldots+x_{k-1}^{(s)} 2^{n_{0}+\ldots+n_{k-2}}
$$

and

$$
X^{(c)}=x_{0}^{(c)} 2^{n_{0}}+x_{1}^{(c)} 2^{n_{0}+n_{1}}+\ldots+x_{k-1}^{(c)} 2^{n_{0}+\ldots+n_{k-1}}
$$

With this notation, we have $X=X^{(s)}+X^{(c)}$. Such a number system has nice properties to deal with large numbers on FPGA:

- its redundancy allows one to perform addition in constant time (the critical path only depends on $\max _{0 \leq j \leq k-1} n_{j}$ );
- the addition of a sum word $x_{j}^{(s)}$, a carry bit $x_{j-1}^{(c)}$, and an $n_{j}$-bit unsigned binary number can be performed by a CRA.
A key observation is that all sum words do not need to have the same width. This peculiarity will allow us to select a number system according to the modulus to optimize our operators (Section IV). In the following, we will assume that the carry bit of the most significant digit is always equal to zero (the weight of the most significant carry bit is therefore equal to $\left.n_{0}+n_{1}+\ldots+n_{k-2}\right)$.

Example 1 Figure 3a describes a 4-digit high-radix carrysave number with $n_{0}=n_{1}=n_{2}=4$ and $n_{3}=3$. According to the first definition of this number system, we have:

$$
\begin{aligned}
X= & x_{0}^{(s)}+\left(x_{0}^{(c)}+x_{1}^{(s)}\right) \cdot 2^{4}+\left(x_{1}^{(c)}+x_{2}^{(s)}\right) \cdot 2^{8}+ \\
& \left(x_{2}^{(c)}+x_{3}^{(s)}\right) \cdot 2^{12} \\
= & 10+(1+4) \cdot 2^{4}+(0+3) \cdot 2^{8}+(1+7) \cdot 2^{12} \\
= & 33626
\end{aligned}
$$

We can also compute

$$
X^{(s)}=10+4 \cdot 2^{4}+3 \cdot 2^{8}+7 \cdot 2^{12}=29514
$$

and

$$
X^{(c)}=1 \cdot 2^{4}+0 \cdot 2^{8}+1 \cdot 2^{12}=4112
$$

We obtain $X=X^{(s)}+X^{(c)}=33626$.
Consider the modular multiplication described by Equations (2) and (3) and assume that both $T[i]$ and $P[i]$ are high-radix carry-save numbers. Each equation involves now the addition of a high-radix carry-save number and an unsigned integer (a partial product $x_{i} Y$ or a number $\psi\left(T[i] \operatorname{div} 2^{\beta}\right)$ stored in the table). Figure 2 describes how to perform these operations: the integer operand is split into $k$ words of respective lengths $n_{0}, \ldots, n_{k-1}$; then, each of these words is added to a sum word and a carry bit by means of an $n_{j}$-bit CRA. The high-radix carry-save encoding has unfortunately


Fig. 2. Addition of an unsigned binary number and a high-radix carry-save number.
a drawback in the sense that shifting an operand modifies its representation. The following example illustrates this problem, which occurs in the computation of $T[i]$ (Equation (2)).

Example 2 Let us consider again the number $X=33626$, whose format is defined in Figure 3a. By shifting $X$, we obtain $Z=2 X=67252$ (Figure $3 b$ ). However, the least significant sum word is now a 5 -bit number and

$$
\begin{aligned}
Z & =z_{0}+z_{1} 2^{n_{0}+1}+z_{2} 2^{n_{0}+n_{1}+1}+z_{3} 2^{n_{0}+n_{1}+n_{2}+1} \\
& =20+(1+4) \cdot 2^{5}+(0+3) \cdot 2^{9}+(1+7) \cdot 2^{13} \\
& =67252
\end{aligned}
$$

## III. High-Radix Carry-Save Modular MUlTIPLICATION

This section describes how to take advantage of a high-radix carry-save number system to perform a modular multiplication. In the following, we assume that:

- The modulus $M$ is an $n$-bit number belonging to $\left\{2^{n-1}+\right.$ $\left.1, \ldots, 2^{n}-1\right\}$.
- $X$ is an $r$-bit unsigned integer.
- $Y$ is an unsigned integer smaller than $M$.
- At each iteration, a high-radix carry-save number $P[i]$ congruent with $2 P[i+1]+x_{i} Y$ modulo $M$ is computed. We assume that $P^{(c)}[i]$ is smaller than $2^{n-\alpha}$, where $\alpha$ is a small integer parameter. This constraint guarantees that:

$$
\begin{aligned}
P[i+1]= & P^{(s)}[i+1] \operatorname{div} 2^{n-\alpha} \\
& +\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}}+P^{(c)}[i+1]
\end{aligned}
$$

The iteration of our algorithm is slightly different from the one described in Section I. Let us define $k=P^{(s)}[i+1]$ div $2^{n-\alpha}$ and write the intermediate result at step $i+1$ as follows:

$$
P[i+1]=k 2^{n-\alpha}+\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}}+P^{(c)}[i+1]
$$

It is worth noticing that, according to our hypotheses, $k 2^{n-\alpha}$ and $\langle P[i+1]\rangle_{2^{n-\alpha}}$ are respectively an unsigned integer and a high-radix carry save number. In the following we will show that $k$ is either a 3- or 4-bit number. Therefore, a small table addressed by $k$ allows to efficiently compute a number congruent with $P[i+1]$ modulo $M$ :

$$
\begin{aligned}
P[i+1] \equiv & \left\langle k 2^{n-\alpha}\right\rangle_{M}+\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}} \\
& +P^{(c)}[i+1] \quad(\bmod M)
\end{aligned}
$$



Fig. 3. High-radix carry-save numbers. (a) Encoding of the number $X=33626$. (b) Encoding of $Z=2 X$.

It is important to recall here that we compute a high-radix carry-save number congruent with $X Y$ modulo $M$. Therefore, a conversion and a final modulo $M$ reduction are mandatory. In order to keep the hardware overhead as small as possible, we apply a trick proposed by Peeters et al. [8] in the case of a carry-save implementation. At each step, our algorithm computes:

$$
\begin{aligned}
P[i]= & x_{i} Y+2\left\langle k 2^{n-\alpha}\right\rangle_{M} \\
& +2\left(\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}}+P^{(c)}[i+1]\right) .
\end{aligned}
$$

According to this equation, $P[i]$ is always even when $x_{i} Y=0$. Thus, by performing an additional step with $x_{-1}=0$, we obtain an even number $P[-1]$ congruent with $2 X Y$ modulo $M$. Note that $P[-1] / 2$ is smaller than or equal to $P[0]$ and easy to compute (a right shift of one position involves only wiring). Furthermore, performing the final modulo $M$ correction with $P[-1] / 2$ requires less hardware resources. Let

$$
\alpha= \begin{cases}1 & \text { if } \frac{2^{n-1}-1+2^{n_{0}}+\ldots+2^{n_{0}+\ldots+n_{k-2}+\psi_{\max }}}{2}<M  \tag{6}\\ 2 & \text { otherwise }\end{cases}
$$

where

$$
\psi_{\max }=\max _{0 \leq i \leq 7}\left\langle i \cdot 2^{n-1}\right\rangle_{M}
$$

Assume that the most significant sum word of $P[i]$ contains at least five bits if $\alpha=2$ (i.e. $n_{k-1} \geq 5$ ) and six bits otherwise ${ }^{1}$. Then, Algorithm 1 returns $\langle X Y\rangle_{M}$ and satisfies the following properties:

- At the end of the loop, $P[-1] / 2$ is a high-radix carrysave number equal to $\langle X Y\rangle_{M}$ or $\langle X Y\rangle_{M}+M$. The final modulo $M$ reduction requires at most one subtraction.
- $P^{(s)}[i]$ is an $(n+2)$-bit number. Thus, if $\alpha=1$, the table is addressed by $k=3$ bits and can be stored within the LUTs of a CRA on Spartan-3 and Virtex FPGAs [11]. When $\alpha=2, k=4$ bits are required to perform the modulo $M$ reduction.
A proof of correctness of our algorithm is provided in Appendix. At each iteration, a new intermediate result $P[i]$ is computed in two steps. Let $\tilde{P}[i+1]$ be a high-radix carrysave number such that $\tilde{P}^{(s)}[i+1]=\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}}$ and $\tilde{P}^{(c)}[i+1]=P^{(c)}[i+1]$. We first carry out the sum of the partial product $x_{i} Y$ and $2 \tilde{P}[i+1]$ by means of small CRAs:

$$
T[i]=2 \tilde{P}[i+1]+x_{i} Y .
$$

[^1]By shifting the high-radix carry-save number $P[i+1]$, we define a new internal representation for $T[i]$ (Section II). The second step consists in adding $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}$ to $T[i]$, and in converting the result to the format of $P[i+1]$.

```
Algorithm 1 High-radix carry-save modulo \(M\) multiplication
Require: An \(n\)-bit modulus \(M\) such that \(2^{n-1}<M<2^{n}\),
    an \(r\)-bit number \(X \in \mathbb{N}, Y \in\{0, \ldots, M-1\}\), and a
    parameter \(\alpha\) computed according to Equation (6). \(P[i]\)
    and \(T[i]\) are high-radix carry-save numbers.
Ensure: \(P=\langle X Y\rangle_{M}\).
    \(P[r] \leftarrow 0 ;\)
    \(x_{-1} \leftarrow 0 ;\)
    for \(i\) in \(r-1\) downto -1 do
        \(k \leftarrow P^{(s)}[i+1] \operatorname{div} 2^{n-\alpha}\);
        \(T[i] \leftarrow 2\left(\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}}+P^{(c)}[i+1]\right)+x_{i} Y ;\)
        \(P[i] \leftarrow T[i]+2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M} ;\)
    end for
    \(P \leftarrow P[-1] / 2 ;\)
    if \(P>M\) then
        \(P \leftarrow P-M ;\)
    end if
```

The main difficulty of the implementation arises from the left shift of the carry bits $P^{(c)}[i+1]$. Since $T[i]$ has a different encoding, it is necessary to perform a conversion. We suggest to compute a high-radix carry-save number $U[i]$ which has the same encoding as $P[i+1]$, and is equal to the sum of the carry bits of $T[i]$ and the output of the table (i.e. $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}$ ). Therefore, we perform the following operations at each iteration of Algorithm 1:

$$
\begin{align*}
& T[i] \leftarrow 2 \tilde{P}[i+1]+x_{i} Y, \\
& U[i] \leftarrow 2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}+T^{(c)}[i],  \tag{7}\\
& P[i] \leftarrow U[i]+T^{(s)}[i] .
\end{align*}
$$

Example 3 Let $n=16, k=4$, and $n_{0}=n_{1}=n_{2}=n_{3}=4$. The high-radix carry-save number $T[i]$ contains three carry bits of respective weights $2^{5}, 2^{9}$, and $2^{13}$ (recall the constraint introduced in Section II: the carry bit of the most significant digit is always equal to zero). We split $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}$ into four 4-bit words and perform three additions to compute $U[i]$
(Figure 4).


Fig. 4. Conversion of $T[i]$ by merging its carry bits with $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}$.

## IV. Choice of a High-Radix Carry-Save Number System

Lets us represent the table involved in the modulo $M$ correction by a matrix $\Psi_{M}$. It is worth noticing that the amount of hardware required to compute $U[i]$ depends on the modulus $M$ and the encoding of $P[i]$. For instance, if a column of $\Psi_{M}$ contains only zeroes, it can be replaced by a carry bit at no extra cost. We propose an algorithm which selects a high-radix carry-save number system minimizing the hardware overhead introduced by the computation of $Q[i]$ (Equation (7)).

The basic idea of our algorithm consists in computing, for each column of the matrix, the cost of the addition of a carry bit. We build a directed acyclic graph as follows:

- Each node represents a column of the matrix $\Psi_{M}$.
- Assume that we want to merge a first carry bit with the $i$ th column, and a second one with the $j$ th column $(j>i)$. The edge between nodes $i$ and $j$ encodes the amount of hardware involved in this operation.

A shortest path of this graph defines the high-radix carry-save representation minimizing the hardware overhead introduced by the computation of $U[i]$ for a given modulus $M$. The algorithm requires two parameters to control the size of the CRAs:

- Since we want to perform a modular multiplication by means of small CRAs, we have to provide the algorithm with a constraint on the maximal number of positions $w_{\text {max }}$ between two consecutive carry bits (without this constraint, we would for instance have an edge from first node to last node).
- The minimal distance between to consecutive carry $w_{\text {min }}$ is set to two. It guarantees that the smallest building block is a 2-bit CRA.

In order to explain how to build the graph, we consider the 16-bit modulus $M=54107$ and assume that $w_{\max }$ is equal to four bits. This modulus requires a table addressed by only
three bits to perform the modulo $M$ reduction ( $\alpha=1$ ):

$$
\begin{aligned}
& \Psi_{M}= \\
& {\left[\begin{array}{llllllllllllllll}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0
\end{array}\right]}
\end{aligned}
$$

Each line of the $\Psi_{M}$ matrix contains a number $\psi_{k}=$ $\left\langle k \cdot 2^{n-1}\right\rangle_{M}$. The rightmost column of $\Psi_{M}$ stores for instance the least significant bits of the $\psi_{k}$ 's and we will number the columns from right to left in the following.

The cost of the addition of a carry bit $t_{k}^{(c)}$ depends on the location of the next carry bit $t_{k+1}^{(c)}$. Assume that we combine the third column of $\Psi_{M}$ with $t_{0}^{(c)}$ and recall that we do not allow carry bits in consecutive columns. Since each sum word is at most a 4 -bit number in this example, we have to investigate the three following cases:

- Addition of $t_{1}^{(c)}$ to the seventh column of $\Psi_{M}$ (Figure 5). Let us define $\Psi_{M}^{(5: 3)}$ as the matrix constituted of the third, fourth, and fifth columns of $\Psi_{M}$ :

$$
\Psi_{M}^{(5: 3)}=\left(\psi_{i}^{(5: 3)}\right)=\left[\begin{array}{lll}
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 1 \\
0 & 0 & 1 \\
0 & 1 & 0 \\
0 & 1 & 1 \\
0 & 1 & 1 \\
1 & 0 & 1
\end{array}\right]
$$

where $\psi_{i}^{(5: 3)}$ denotes the $i$ th line of $\Psi_{M}^{(5: 3)}$. Since the sum of $t_{k}^{(c)}$ and $\psi_{i}^{(5: 3)}$ belongs to $\{0, \ldots, 6\}$, we can add $t_{k}^{(c)}$ by means of three half-adder (HA) cells. Note that the third HA could be replaced by an OR gate. However, since we deal with FPGAs embedding dedicated carry logic, it is more efficient to describe a 3-bit adder in the VHDL code: the critical path includes a 3-bit CRA, whereas it would consist of a 2-bit CRA and a LUT with the other architecture.

- Addition of $t_{1}^{(c)}$ to the sixth column of $\Psi_{M}$ (Figure 6). The addition of $t_{k}^{(c)}$ and $\psi_{i}^{(5: 3)}$ is again carried out by means of a 3-bit CRA. Computing the cost of this operation is however somewhat more difficult in this case. Recall that we have to modify the number system while merging the carry bits of $T[i]$ with the table. Adding carry bits to the third and sixth columns of the matrix means that the weights of $t_{0}^{(c)}[i]$ and $t_{1}^{(c)}[i]$ are respectively equal to $2^{3}$ and $2^{6}$ (according to Equation (7), the selected line of $\Psi_{M}$ is multiplied by two prior to its addition to $T[i]$ ). Thus, the first and second sum words of $P[i]$ are respectively 2 -bit and 3 -bit numbers (Figure 7). Consider now the computation of the third digit of $P[i]$. This operation requires the fifth column of the modified table, which depends on $t_{0}^{(c)}$. This carry bit is therefore


Fig. 5. Addition of $t_{k+1}^{(c)}$ to the seventh column of $\Psi_{M}$.
propagated through a second CRA. In order to include this information in the cost, we define a flag $p$ : in this example, the edge will be labeled $3 p$.


Fig. 6. Addition of $t_{k+1}^{(c)}$ to the sixth column of $\Psi_{M}$ (1).

- Addition of $t_{1}^{(c)}$ to the fifth column of $\Psi_{M}$ (Figure 8).

Since a 3 -bit CRA is required to add $t_{0}^{(c)}$ to the table, it seems impossible to deal with a carry bit in the fifth column. However, the weight of the second carry bit of $P[i]$ is equal to $2^{4}$ (Figure 9). We suggest to add a bit of the third column of $\Psi_{M}$ and $t_{0}^{(c)}$ by means of a single HA cell and to generate a carry bit of weight $2^{4}$. This one is then treated as an input carry of the CRA computing the third sum word of $P[i]$. When the number of columns between two consecutive carry bits $t_{k}^{(c)}$ and $t_{k+1}^{(c)}$ is not sufficient, we tag the edge with a flag $g$ informing that the addition of $t_{k}^{(c)}$ to the table generates a carry bit. This situation also arises if we consider the seventh and tenth columns.
By applying these rules, we build the graph depicted on Figure 11. An additional difficulty is introduced by the constraint on $n_{k-1}$ (Section III). Since we assume that $n_{k-1} \geq 6$ when $\alpha=1$, the weight of the most significant carry bit must be


Fig. 7. Addition of $t_{k+1}^{(c)}$ to the sixth column of $\Psi_{M}$ (2).


Fig. 8. Addition of $t_{k+1}^{(c)}$ to the fifth column of $\Psi_{M}$ (1).


Fig. 9. Addition of $t_{k+1}^{(c)}$ to the fifth column of $\Psi_{M}$ (2).
smaller than or equal to $2^{n-3}$ (Figure 10) to guarantee the correctness of the algorithm. However, in this example, this constraint can be relaxed (see Appendix B): the algorithm works if $n_{k-1} \geq 4$. Note that there is no edge between nodes 12 and 14: this would imply a carry bit of weight $2^{16}$ and $n_{k-1}$ would be equal to three.


Fig. 10.

The next step consists in finding a shortest path in the graph. In order to minimize the critical path, it is interesting to avoid carry generations and propagations. Therefore, we prune all edges with a $p$ or $g$ flag and try to find a solution (Figure 12). For the moduli considered in this example, we obtain the description of a high-radix carry-save representation: $T^{(c)}[i]$ contains three carry bits of respective weights $2^{5}, 2^{9}$, and $2^{13}$ (Figure 13). Thus, $P[i]$ is a 4 -digit word with $n_{0}=n_{1}=n_{2}=4$ and $n_{3}=6$. Let us check that this encoding satisfies Equation (6). Since $n=16$ and $\psi_{\text {max }}=(1010110010100101)_{2}=44197$, we have

$$
\begin{aligned}
& \frac{2^{n-1}-1+2^{n_{0}}+2^{n_{0}+n_{1}}+2^{n_{0}+n_{1}+n_{2}}+\psi_{\max }}{2} \\
& \quad=\frac{2^{15}+2^{4}+2^{8}+2^{12}+44197}{2}=40666<M .
\end{aligned}
$$

Therefore, $\alpha=1$ is a valid choice. If the pruned graph does not contain a path from node 1 to node $n$, we have to consider the full graph. In some cases, there is no solution for $\alpha=1$ and we have to build a new matrix $\Psi_{M}$ for $\alpha=2$. The description of the number system allows to automatically generate a VHDL description of the operator.
Further optimizations are possible in some cases. Consider the 16 -bit modulus $M=65295$ and its $\Psi_{M}$ matrix for $\alpha=1$ :

$$
\begin{aligned}
& \Psi_{M}= \\
& {\left[\begin{array}{llllllllllllllll}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\
1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1
\end{array}\right]}
\end{aligned}
$$



Fig. 13. Choice of a high-radix carry-save representation for the 16 -bit modulus $M=54107$ (3).

Several columns are null and we can replace them by a carry bit. Edges originating from the corresponding nodes in the graph have therefore a null cost. Assume that $\Psi_{M}^{(i+j: i)}$ contains identical columns (in the above example, columns 7 and 8 are the same) and that we add a carry bit $t_{l}^{(c)}[i]$ to the $i$ th column. We obtain a $(j+2)$-bit word $v$ defined as follows:

$$
\begin{aligned}
v_{0} & =\psi_{k}^{(i: i)} \oplus t_{l}^{(c)}[i] \\
v_{h} & =\psi_{k}^{(i: i)} \bar{t}_{l}^{(c)}[i], 1 \leq h \leq j, \\
v_{j+1} & =\psi_{k}^{(i: i)} t_{l}^{(c)}[i]
\end{aligned}
$$

where $\psi_{k}^{(i: i)}$ denotes the $k$-th line of the $i$ th column of $\Psi_{M}$. Therefore, the sum is computed by means of three LUTs and this operation does not involve any carry propagation. We therefore add a single LUT on the critical path and the cost is equal to one.

## V. Implementation Results

In order to compare our algorithm against modular multipliers published in the open literature, we wrote a VHDL code generator whose inputs are a modulus $M$ and $w_{\max }$ (maximal number of positions between two consecutive carry bits, see Section IV). Our tool returns a structural VHDL description of a high-radix carry-save multiplier, as well as scripts to automatically place-and-route the design and collect area and timing informations. This tool also generates a VHDL description of two architectures proposed by other researchers. The first one, described by Peeters et al. in [8], is summarized by Algorithm 2. Intermediate results are carrysave numbers denoted by $(C[i], S[i])$. At each step, a CRA computes the sum $k$ of the three most significant bits of $C[i+1]$ and $S[i+1]$. This four-bit word addresses a table storing $\left\langle k \cdot 2^{n-2}\right\rangle_{M}, 0 \leq k \leq 15$. Thanks to an additional iteration with $x_{-1}=0$, this algorithms returns a carry-save number number $(C[-1], S[-1])$ which is smaller than $2 M$. Since our multiplier satisfies the same property, conversion in a non-redundant number system is performed with the same


Fig. 11. Choice of a high-radix carry-save representation for the 16 -bit modulus $M=54107$ (1).


Fig. 12. Choice of a high-radix carry-save representation for the 16 -bit modulus $M=54107$ (2). Shaded nodes belong to the shortest path.
operator ${ }^{2}$. We will therefore only consider iteration stages in our experiments in order to compare high-radix carry-save and carry-save number systems.

```
Algorithm 2 Peeters et al.'s modulo \(M\) multiplication [8].
Require: An \(n\)-bit modulus \(M\) such that \(2^{n-1}<M<2^{n}\),
    an \(r\)-bit number \(X \in \mathbb{N}\), and \(Y \in\{0, \ldots, M-1\}\). We
    assume that \(x_{-1}=0\).
Ensure: \(P=\langle X Y\rangle_{M}\).
    \(C[r] \leftarrow 0 ; S[r] \leftarrow 0 ;\)
    for \(i\) in \(r-1\) downto -1 do
        \(k \leftarrow C[i+1] \operatorname{div} 2^{n-2}+S[i+1] \operatorname{div} 2^{n-2} ;\)
        \(T[i] \leftarrow x_{i} Y+2\left\langle k \cdot 2^{n-2}\right\rangle_{M} ;\)
        \((C[i], S[i]) \leftarrow 2\left(\langle C[i+1]\rangle_{2^{n-2}}+\langle S[i+1]\rangle_{2^{n-2}}\right)+T[i] ;\)
    end for
    \(P \leftarrow(S[-1]+C[-1]) / 2 ;\)
    if \(P>M\) then
        \(P \leftarrow P-M ;\)
    end if
```

Amanor et al. introduced a carry-save architecture optimized for modular multiplication on FPGAs in [13]. The authors assume that both $M$ and $Y$ are known at design

[^2]time. This hypothesis allows the design of an iteration stage embedding a single CSA and a table addressed by the most significant bit of $x_{i}, C[i+1]$, and $S[i+1]$ (Algorithm 3). They show that the sum of the most significant bits of $C[i+1]$ and $S[i+1]$ is always a two-bit number. Therefore the table only contains eight values. Unfortunately, the authors did not address the final conversion issue. However, since $C[i+1] \operatorname{div} 2^{n-1}+S[i+1]$ div $2^{n-1} \leq 3$, we deduce that:
\[

$$
\begin{aligned}
C[i]+S[i]= & \left(C[i+1] \operatorname{div} 2^{n-1}+S[i+1] \operatorname{div} 2^{n-1}\right) \cdot 2^{n-1} \\
& +\langle C[i+1]\rangle_{2^{n-1}}+\langle S[i+1]\rangle_{2^{n-1}} \\
\leq & 3 \cdot 2^{n-1}+2 \cdot\left(2^{n-1}-1\right)=2^{n+1}+2^{n-1}-2
\end{aligned}
$$
\]

Since $M$ belongs to $\left\{2^{n-1}+1, \ldots, 2^{n}-1\right\}, C[i]+S[i]$ may be greater than $2 M$ and Algorithm 3 requires more hardware resources than our algorithm or Peeters et al.'s scheme to perform a conversion.

Figure 14 describes place-and-route results on a Xilinx Spartan-3 FPGA. In these experiments, the moduli are 256-bit randomly generated primes. Compared against Algorithm 2, we observe that:

- Our high-radix carry-save architecture allows to significantly reduce the number of slices, while only slightly augmenting the critical path. Increasing the parameter $w_{\max }$ allows to further diminish the area, at the price of a longer critical path. Note that conversion from (high-

Proposed algorithm; $\boldsymbol{\nabla}$ Algorithm proposed by Peeters at al. [8]; $\times$ Algorithm proposed by Amanor et al. [13].


(a) Area and delay comparisons for $n=256$ and $w_{\max }=8$

(b) Area and delay comparisons for $n=256$ and $w_{\max }=16$


(c) Area and delay comparisons for $n=256$ and $w_{\max }=24$


(d) Area and delay comparisons for $n=256$ and $w_{\max }=32$

Fig. 14. Area and delay of modular multipliers on a Spartan-3 FPGA. 50 prime moduli were randomly generated for each experiment.

```
Algorithm 3 Amanor et al.'s modulo \(M\) multiplication [13].
Require: An \(n\)-bit modulus \(M\) such that \(2^{n-1}<M<2^{n}\),
    an \(r\)-bit number \(X \in \mathbb{N}\), and \(Y \in \mathbb{N}\).
Ensure: \(P=\langle X Y\rangle_{M}\).
    \(C[r] \leftarrow 0 ; S[r] \leftarrow 0 ;\)
    for \(i\) in \(r-1\) downto 0 do
        \(k \leftarrow 2\left(C[i+1] \operatorname{div} 2^{n-1}+S[i+1] \operatorname{div} 2^{n-1}\right) ;\)
        \(T[i] \leftarrow\left\langle k \cdot 2^{n-1}+x_{i} Y\right\rangle_{M} ;\)
        \((C[i], S[i]) \leftarrow 2\left(\langle C[i+1]\rangle_{2^{n-1}}+\langle S[i+1]\rangle_{2^{n-1}}\right)+T[i] ;\)
    end for
    \(P \leftarrow\langle C[0]+S[0]\rangle_{M} ;\)
```

radix) carry-save to unsigned binary integer is usually based on pipelined CRAs (see for instance [3]). Depending on the trade-off between area and delay, this operator can be slower than an iteration stage based on (highradix) carry-save arithmetic.

- The area of our operator is less sensitive to the choice of $M$. This is mainly related to the architecture of Xilinx FPGAs: in most cases, $\alpha=1$ (see Equation (6)) and each operator embeds a table addressed by three bits. Since our target FPGA embeds four-input LUTs, this table is embedded within the slices of the adder computing $P[i]$ [11]. Since four bits address the table of Algorithm 2, additional LUTs are requested. Their amount depends on the modulus $M$ : if $\psi_{M}$ contains null or identical columns, synthesis tools are able to simplify the design.
For the moduli considered in these experiments, high-radix carry-save multipliers have roughly the same area as the operator proposed by Amanor et al.. Recall that a CSA requires twice the number of slices of a CRA on our target FPGA family. Since moduli involved in these experiments require only three bits to perform a modulo $M$ reduction, our architecture is mainly based on two CRAs. High-radix carrysave representations allow here to design a more versatile modular multiplier (both $X$ and $Y$ are inputs) with the same number of slices.

Table III summarizes further results obtained with a Spartan3 FPGA. We generated 100 prime moduli for each experiment and measured the area and delay ratios between our proposal and Algorithms 2 and 3. These experiments indicate that our approach always allow to select a prime number for which reduces the circuit area without increasing the critical path.

Table IV digests experiment results involving an Altera Cyclone II FPGA. Figure 15 describes a Logic Element (LE), which is the smallest unit of configurable logic in the Cyclone II architecture. Each LE includes a four-input LUT, a storage element, as well as dedicated carry logic, and operates in normal mode or arithmetic mode. CRAs are based on LEs in arithmetic mode, in which the LUT implements two three-input function generators. It is therefore impossible to store $\psi_{M}$ within LUTs of a CRA. This explains why our algorithm leads to slightly smaller area savings for this FPGA family. On Cyclone-II devices, CSA operators are significantly faster; however, conversion to a non-redundant number system involves pipelined CRAs. If this operator is based on 32-


Fig. 15. Simplified diagram of a LE in arithmetic mode (Cyclone II family).
bit blocks, our high-radix carry-save iteration stage has a slower critical path. In this case, our approach leads to smaller modular multipliers than CSA schemes, without impacting on computation time.

## VI. Conclusion

We proposed an algorithm to automatically generate VHDL descriptions of modular multipliers for FPGAs. The main originality of our approach is the selection of an optimal highradix carry-save encoding of intermediate results according to a given modulus $M$. High-radix carry-save number systems take advantage of dedicated carry logic available in almost all FPGA families and reduce the amount of interconnects. Therefore, our approach allows to significantly reduce the area of modular multipliers.

## Acknowledgment

The work described in this paper has been supported in part by the New Energy and Industrial Technology Development Organization (NEDO), Japan, and by the Swiss National Science Foundation through the Advanced Researchers program while Jean-Luc Beuchat was at École Normale Supérieure de Lyon (grant PA002-101386). The authors would like to thank F. de Dinechin et J. Detrey for administrating the CAD tool servers on which experiments described in this paper were performed.

## REFERENCES

[1] P. Montgomery, "Modular multiplication without trial division," Mathematics of Computation, vol. 44, no. 170, pp. 519-521, 1985.
[2] G. R. Blakley, "A computer algorithm for calculating the product $a b$ modulo m," IEEE Trans. Comput., vol. C-32, no. 5, pp. 497-500, 1983.
[3] M. D. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann, 2004.
[4] C. K. Koç and C. Y. Hung, "Carry-save adders for computing the product AB modulo N," Electronics Letters, vol. 26, no. 13, pp. 899-900, June 1990.
[5] _, "A fast algorithm for modular reduction," IEE Proceedings: Computers and Digital Techniques, vol. 145, no. 4, pp. 265-271, July 1998.
[6] Y.-J. Jeong and W. P. Burleson, "VLSI array algorithms and architectures for RSA modular multiplication," IEEE Trans. VLSI Syst., vol. 5, no. 2, pp. 211-217, June 1997.

TABLE III
AREA AND DELAY OF MODULAR MULTIPLIERS ON A SPARTAN-3 FPGA. 100 PRIME MODULI WERE RANDOMLY GENERATED FOR EACH EXPERIMENT.

| N | $\mathbf{w}_{\text {max }}$ | Peeters et al. [8] |  | Amanor et al. [13] |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Area of Algorithm } \\ & \hline \text { Area of Algorithm } 2 \\ & \hline \end{aligned}$ | Delay of Algorithm | Area of Algorithm | Delay of Algorithm |
| 64 | 8 | [0.45, 0.68] | [0.89, 1.45] | [0.77, 1.12] | [1.10, 1.62] |
|  | 16 | [0.39, 0.58] | [0.97, 1.49] | 0.73, 0.97] | 1.12, 1.84] |
| 128 | 8 | [0.48, 0.68] | [0.99, 1.32] | [0.89, 1.28] | [0.99, 1.38] |
|  | 16 | [0.44, 0.55] | [0.99, 1.32] | 0.79, 0.96] | [0.99, 1.44] |
|  | 32 | 0.43, 0.53] | [1.00, 1.44] | 0.77, 0.91] | 1.01, 1.61] |
|  | 48 | [0.40, 0.50] | 1.04, 1.69] | 0.74, 0.89] | 1.11, 1.79] |
| 160 | 8 | [0.51, 0.64] | [0.98, 1.15] | [0.90, 1.09] | [0.99, 1.23] |
|  | 16 | 0.48, 0.56] | [0.99, 1.19] | [0.84, 0.96] | [0.99, 1.32] |
|  | 32 | 0.44, 0.53] | 1.04, 1.36] | 0.78, 0.94$]$ | 1.04, 1.45] |
|  | 48 | 0.36, 0.52] | [1.11, 1.56] | 0.79, 0.89] | 1.18, 1.63] |
| 192 | 8 | [0.53, 0.63] | [0.57, 1.38] | [0.92, 1.12] | [0.67, 1.49] |
|  | 16 | 0.48, 0.55] | [0.62, 1.47] | [0.82, 0.97] | [0.82, 1.59] |
|  | 24 | 0.46, 0.53] | [0.55, 1.49] | [0.83, 0.98] | [0.85, 1.69] |
|  | 32 | [0.46, 0.52] | [0.65, 1.46] | 0.79, 0.93] | [0.94, 1.66] |
| 256 | 8 | [0.54, 0.63] | [0.89, 1.48] | [0.93, 1.11] | [0.59, 1.27] |
|  | 16 | 0.49, 0.55] | [0.94, 1.45] | [0.85, 0.98] | [0.67, 1.34] |
|  | 24 | 0.48, 0.53] | [0.99, 1.59] | 0.83, 0.97] | [0.71, 1.38] |
|  | 32 | [0.47, 0.53] | [1.01, 1.68] | 0.79, 0.94] | [0.66, 1.35] |

TABLE IV
Area and delay of modular multipliers on a Cyclone II FPGA. 100 prime moduli were randomly generated for each experiment.

| $\mathbf{N}$ | $\mathbf{w}_{\max }$ | Peeters et al. [8] |  | Amanor et al. [13] |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\frac{\text { Area of Algorithm } 1}{\text { Area of Algorithm } \mathbf{2}}$ | $\frac{\text { Delay of Agorithm } 1}{\text { Delay of Algorithm } \mathbf{2}}$ | $\frac{\text { Area of Algorithm } 1}{\text { Area of Algorithm 3 }}$ | $\frac{\text { Delay of Algorithm } \mathbf{D}}{\text { Delay of Algorithm 3 }}$ |
| $\mathbf{6 4}$ | $\mathbf{8}$ | $[0.63,0.77]$ | $[1.45,1.87]$ | $[1.14,1.36]$ | $[1.92,2.54]$ |
|  | $\mathbf{1 6}$ | $[0.60,0.66]$ | $[1.58,2.02]$ | $[1.06,1.19]$ | $[2.18,2.75]$ |
| $\mathbf{1 2 8 8}$ | $\mathbf{8}$ | $[0.67,0.74]$ | $[1.42,1.87]$ | $[1.14,1.30]$ | $[1.77,2.49]$ |
|  | $\mathbf{1 6}$ | $[0.62,0.65]$ | $[1.63,2.04]$ | $[1.07,1.15]$ | $[2.09,2.85]$ |
|  | $\mathbf{1 6}$ | $[0.58,0.63]$ | $[1.85,2.73]$ | $[1.01,1.09]$ | $[2.18,3.79]$ |

[7] S. Kim and G. E. Sobelman, "Digit-serial modular multiplication using skew-tolerant domino CMOS," in Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2. IEEE Computer Society, 2001, pp. 1173-1176.
[8] E. Peeters, M. Neve, and M. Ciet, "XTR implementation on reconfigurable hardware," in Cryptographic Hardware and Embedded Systems CHES 2004, ser. Lecture Notes in Computer Science, M. Joye and J.-J. Quisquater, Eds., no. 3156. Springer, 2004, pp. 386-399.
[9] N. Takagi and S. Yajima, "Modular multiplication hardware algorithms with a redundant representation and their application to RSA cryptosystem," IEEE Trans. Comput., vol. 41, no. 7, pp. 887-891, July 1992.
[10] N. Takagi, "A radix-4 modular multiplication hardware algorithm for modular exponentiation," IEEE Trans. Comput., vol. 41, no. 8, pp. 949956, Aug. 1992.
[11] J.-L. Beuchat and J.-M. Muller, "Modulo $m$ multiplication-addition: Algorithms and FPGA implementation," Electronics Letters, vol. 40, no. 11, pp. 654-655, May 2004.
[12] R. Beguenane, J.-L. Beuchat, J.-M. Muller, and S. Simard, "Modular multiplication of large integers on fpga," in Proceedings of the 39th Asilomar Conference on Signals, Systems \& Computers. IEEE Signal Processing Society, 2005.
[13] D. N. Amanor, C. Paar, J. Pelzl, V. Bunimov, and M. Schimmler, "Efficient hardware architectures for modular multiplication on FPGAs," in Proceedings of FPL 2005, 2005, pp. 539-542.

## Appendix

This Appendix aims at proving the correctness of Algorithm 1 . We proceed in three steps: after establishing a property of the modulo $M$ correction considered in this paper, we show that $P^{(s)}[i]$ is an $(n+2)$-bit number. We conclude by computing a bound on $P[-1]$ which indicates that $P[-1] / 2<$
$2 M$. This proof also provides the reader with all technical details requested to implement the algorithm or an automatic code generator.

## A. A Property of Modulo M Correction

The first step consists in establishing a property which will allow us to compute bounds on $P[i]$. Let $\gamma=2^{n-1}+2^{n-2}+$ $2^{n-3}+2^{n-4}$ and $M \in\left\{2^{n-1}, \ldots, 2^{n}-1\right\}$. Then,

$$
\begin{equation*}
\left\langle k \cdot 2^{n-2}\right\rangle_{M}<\gamma, \forall k \in 0, \ldots, 2^{4}-1 \tag{8}
\end{equation*}
$$

The proof is straightforward if the modulus $M$ is smaller than or equal to $\gamma$. Let us assume now that $M=\gamma+\beta$, where $\beta$ satisfies the following inequality:

$$
1 \leq \beta \leq 2^{n-4}-1
$$

For $k \in\{0,1,2,3\}$, we easily check that $\left\langle k \cdot 2^{n-2}\right\rangle_{M}=k$. $2^{n-2}<\gamma$. Since $\left\langle 2^{n}\right\rangle_{M}=2-n-M$, we obtain:

$$
\left\langle 4 \cdot 2^{n-2}\right\rangle_{M}=2^{n-4}-\beta<\gamma,
$$

which is smaller than $\gamma$. Consequently, we have:

$$
\begin{aligned}
& \left\langle 5 \cdot 2^{n-2}\right\rangle_{M}=2^{n-2}+2^{n-4}-\beta<\gamma, \\
& \left\langle 6 \cdot 2^{n-2}\right\rangle_{M}=2^{n-1}+2^{n-4}-\beta<\gamma, \text { and } \\
& \left\langle 7 \cdot 2^{n-2}\right\rangle_{M}=2^{n-1}+2^{n-2}+2^{n-4}-\beta<\gamma
\end{aligned}
$$

For $k=8$, the following modulo $M$ operation has to be carried out:

$$
\left\langle 8 \cdot 2^{n-2}\right\rangle_{M}=\left\langle 2^{n}+2^{n-4}-\beta\right\rangle_{M} .
$$

Since $M<2^{n}+1 \leq 2^{n}+2^{n-4}-\beta \leq 2^{n}+2^{n-4}-1<2 M$, we deduce that:

$$
\left\langle 8 \cdot 2^{n-2}\right\rangle_{M}=2^{n}+2^{n-4}-\beta-M=2^{n-3}-2 \beta
$$

Thus, we have:

$$
\begin{aligned}
\left\langle 9 \cdot 2^{n-2}\right\rangle_{M} & =2^{n-2}+2^{n-3}-2 \beta<\gamma, \\
\left\langle 10 \cdot 2^{n-2}\right\rangle_{M} & =2^{n-1}+2^{n-3}-2 \beta<\gamma, \text { and } \\
\left\langle 11 \cdot 2^{n-2}\right\rangle_{M} & =2^{n-1}+2^{n-2}+2^{n-3}-2 \beta<\gamma .
\end{aligned}
$$

A modulo $M$ reduction is again required for $k=12$. Since

$$
M<2^{n}+2 \leq 2^{n}+2^{n-3}-2 \beta \leq 2^{n}+2^{n-3}-2<2 M,
$$

we obtain:

$$
\begin{aligned}
\left\langle 12 \cdot 2^{n-2}\right\rangle_{M} & =\left\langle 2^{n}+2^{n-3}-2 \beta\right\rangle_{M} \\
& =2^{n}+2^{n-3}-2 \beta-M \\
& =2^{n-3}+2^{n-4}-3 \beta
\end{aligned}
$$

Since $\beta \geq 1$, we conclude the proof by noting that

$$
\begin{aligned}
& \left\langle 13 \cdot 2^{n-2}\right\rangle_{M}=2^{n-2}+2^{n-3}+2^{n-4}-3 \beta<\gamma, \\
& \left\langle 14 \cdot 2^{n-2}\right\rangle_{M}=2^{n-1}+2^{n-3}+2^{n-4}-3 \beta<\gamma, \text { and } \\
& \left\langle 15 \cdot 2^{n-2}\right\rangle_{M}=2^{n-1}+2^{n-2}+2^{n-3}+2^{n-4}-3 \beta<\gamma
\end{aligned}
$$

## B. Width of $P^{(s)}[i]$

Let us proof by induction that $P[i]$ is an $(n+2)$-bit number. Since $P[r]=0$, we check that $k=0$, and $T[r-1]=P[r-$ $1]=x_{r-1} Y$, which is an $n$-bit number. This property holds for $i=r-1$. Assume now that $P^{(s)}[i+1]$ is an $(n+2)$-bit number. We have to consider two cases:

- According to our hypotheses $n_{k-1} \geq 5$ for $\alpha=2$. Therefore, $2\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-2}}$ contains $k$ sum words of respective widths $n_{0}^{\prime}=n_{0}+1, \ldots, n_{k-2}^{\prime}=n_{k-2}$, and $n_{k-1}^{\prime}=n_{k-1}-4$ (Figure 16a). Let us split the partial product $x_{i} Y$ into $k$ blocks in order to add it word by word to $2\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-2}}$. We know that

$$
\sum_{i=0}^{k-1} n_{i}^{\prime}=n-1
$$

Since $x_{i} Y$ is an $n$-bit integer, we deduce from the above equation that its most significant sum word contains $n_{k-1}^{\prime \prime}=n_{k-1}^{\prime}+1=n_{k-1}-3$ bits. Therefore the sum of the most significant bits of $2\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-2}}, x_{i} Y$, and a carry bit is bounded by:

$$
\begin{aligned}
\left(2^{n_{k-1}^{\prime}+1}-1\right) & +\left(2^{n_{k-1}^{\prime}}-1\right)+1 \\
& =2^{n_{k-1}-3}+2^{n_{k-1}-4}-1 \\
& =3 \cdot 2^{n_{k-1}-4}-1
\end{aligned}
$$

which is an $\left(n_{k-1}-2\right)$ bit number. Therefore, since $\sum_{i=0}^{k-1} n_{i}=n+2, T^{(s)}[i]$ is an $(n+1)$-bit number. Indeed,
we have:

$$
\begin{aligned}
\left(n_{k-1}-2\right)+n_{k-2}+\sum_{i=1}^{k-2} n_{i}+\left(n_{0}+1\right) & =\sum_{i=0}^{k-1} n_{i}-1 \\
& =n+1 .
\end{aligned}
$$

Four most significant bits of $P^{(s)}[i+1]$ address the table responsible of the modulo $M$ correction (Figure 16b). Recall that we have to combine the output of this table and carry bits of $T[i]$ in order to generate a high-radix carry-save number $U[i]$, whose format is the one of $P[i]$. Since $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}$ is an $(n+1)$-bit number, we split in in $k$ words of respective lengths $n_{0}, n_{1}, \ldots$, $n_{k-2}$, and $\left(n_{k-1}-1\right)$. Consider now the addition of the most significant words of $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}$ and $T^{(s)}[i]$, and the most significant carry bit of $T^{(c)}[i]$. According to our hypotheses, $n_{k-1} \geq 5$ and this most significant word contains at least 4 bits. Consider the worst case (Figure 16b), where $n_{k-1=5}$ and the weight of the most significant bit of $T^{(c)}[i]$ is equal to $2^{n-2}$. We deduce from Equation (8) that $U^{(s)}[i]$ is an $(n+2)$-bit number and that it's most significant sum word is smaller than or equal to $2^{4}$. The addition of the most significant words of $T^{(s)}[i]$ and $U^{(s)}[i]$, and a carry bit never generates an output carry and $P^{(s)}[i]$ is therefore an $(n+2)$-bit number (Figure 16c).

- Assume now that $\alpha=1$. The same approach allows to show that $T^{(s)}[i]$ is an $(n+1)$-bit word (Figure 17a). According to our hypotheses, the most significant word of $P^{(s)}[i-1]$ contains at least six bits. Therefore, the weight of the most significant carry bit of $T^{(c)}[i]$ is at most $2^{n-3}$. Since Equation (8) guarantees that $2\left\langle k \cdot 2^{n-\alpha}\right\rangle_{M}<2^{n}+$ $2^{n-1}+2^{n-2}+2^{n-3}$, we deduce that $U^{(s)}[i]$ is an $(n+1)$ bit number (Figure 17b). Note that, for some moduli, we can relax the constraint on $n_{k-1}$ : the remaining of the proof will only assume that $U^{(s)}[i]$ is an $(n+1)$ bit number. An automatic code generator can check this condition very easily for a given value of $M$. Since the most significant words of $T^{(s)}[i]$ and $U^{(s)}[i]$ have the same size, their addition may generate an output carry and $P^{(s)}[i]$ is therefore an $(n+2)$-bit number (Figure 17c).


## C. Final Modulo M Correction

The last step consists in proving that $P[-1] / 2$ is smaller than $2 M$. We have again to consider two cases according to $\alpha$ :

- Assume that $\alpha=2$ and consider the last iteration (i.e. $i=-1$ ). Since the partial product $x_{-1} Y$ is equal to zero, we have:

$$
\begin{aligned}
T[-1] & =2 \cdot\left(\left\langle P^{(s)}[0]\right\rangle_{2^{n-2}}+P^{(c)}[0]\right) \\
& \leq 2 \cdot\left(2^{n-2}-1+2^{n-2}-1\right)=2^{n}-4 .
\end{aligned}
$$

Thus, $P[-1] \leq 2^{n}+2 M-6$ and $P[-1] / 2 \leq 2^{n-1}+$ $M-3$. Since the modulus $M$ is supposed greater than $2^{n-1}$, we know that $P[-1] / 2$ is smaller than $2 M$.

- When $\alpha=1,\left\langle P^{(s)}[i+1]\right\rangle_{2^{n-\alpha}}$ is smaller than or equal to $2^{n-1}-1$. Recall that the weight of the most significant


Fig. 16. Proof of Algorithm 1 for $\alpha=2$. a) Computation of $T[i]$. b) Modulo $M$ reduction and conversion. c) Computation of $P[i]$.


Fig. 17. Proof of Algorithm 1 for $\alpha=1$. a) Computation of $T[i]$. b) Modulo $M$ reduction and conversion. c) Computation of $P[i]$.
carry bit of $P^{(c)}[i+1]$ is equal to $n_{0}+n_{1}+\ldots+n_{k-2}$ (Section II). Thus,

$$
T[-1] \leq 2^{n}-2+2^{n_{0}+1}+\ldots+2^{n_{0}+\ldots+n_{k-2}+1}
$$

and
$P[-1] \leq 2^{n}-2+2^{n_{0}+1}+\ldots+2^{n_{0}+\ldots+n_{k-2}+1}+2 \psi_{\max }$.
Therefore, $P[-1] / 2$ is smaller than $2 M$ if

$$
\frac{2^{n-1}-1+2^{n_{0}}+\ldots+2^{n_{0}+\ldots+n_{k-2}}+\psi_{\max }}{2}<M
$$


[^0]:    Jean-Luc Beuchat is with the University of Tsukuba, Japan. J.-M. Muller is with the CNRS, laboratoire LIP, projet Arénaire, France.

[^1]:    ${ }^{1}$ In some cases, the algorithm also works with a 5 -bit most significant word when $\alpha=1$. See the proof in Appendix for details.

[^2]:    ${ }^{2}$ Our approach further reduces the wiring since high-radix carry-save numbers involve less carry bits than carry-save numbers.

