A new binary floating-point division algorithm and its software implementation on the ST231 processor
Claude-Pierre Jeannerod, Hervé Knochel, Christophe Monat, Guillaume Revy, Gilles Villard

To cite this version:

HAL Id: ensl-00335892
https://ens-lyon.hal.science/ensl-00335892v2
Preprint submitted on 18 Mar 2009

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A new binary floating-point division algorithm and its software implementation on the ST231 processor

Claude-Pierre Jeannerod\textsuperscript{1, 2} Hervé Knochel\textsuperscript{4}
Christophe Monat\textsuperscript{4} Guillaume Revy\textsuperscript{2, 1} Gilles Villard\textsuperscript{3, 2, 1}

\textsuperscript{1}INRIA, \textsuperscript{2}Université de Lyon, \textsuperscript{3}CNRS, \textsuperscript{4}STMicroelectronics
Laboratoire LIP, École normale supérieure de Lyon — 46, allée d’Italie, 69364 Lyon cedex 07, France
Compilation Expertise Center, STMicroelectronics — 12, rue Jules Horowitz BP217, 38019 Grenoble cedex, France

Abstract

This paper deals with the design and implementation of low latency software for binary floating-point division with correct rounding to nearest. The approach we present here targets a VLIW integer processor of the ST200 family, and is based on fast and accurate programs for evaluating some particular bivariate polynomials. We start by giving approximation and evaluation error conditions that are sufficient to ensure correct rounding. Then we describe the heuristics used to generate such evaluation programs, as well as those used to automatically validate their accuracy. Finally, we propose, for the binary32 format, a complete \textit{C} implementation of the resulting division algorithm. With the ST200 compiler and compared to previous implementations, the speed-up observed with our approach is by a factor of almost 1.8.

Keywords: binary floating-point division, correct rounding, polynomial evaluation, code generation and validation, VLIW integer processor.

1. Introduction

Although floating-point divisions are less frequent in applications than other basic arithmetic operations, reducing their latency is often an issue [16]. Since low latency implementations may typically be obtained by expressing and exploiting instruction parallelism, intrinsically parallel algorithms tend to be favored. Some examples are [18, 4] for hardware, and [12, 19] for software.

In this paper we focus on designing and implementing low latency floating-point division software for STMicroelectronics’ ST231 processor. For this 32-bit VLIW integer processor, various correctly-rounded binary floating-point division algorithms have already been implemented [19]. There, the lowest latency measured is of 48 cycles; it was obtained by exposing instruction-level parallelism (ILP) by means of a suitable combination of univariate polynomial evaluation and Goldschmidt’s method, in a way similar to [18]. However, we will see in this paper that much more ILP can in fact be exposed by relying exclusively on polynomial evaluation, leading to a latency of 27 cycles and thus a speed-up by a factor of almost 1.8. To get this result we shall take three main steps, which we summarize now.

As a first step, we extend to division the polynomial-based algorithm introduced in [8] for square rooting. This extension provides a set of approximation and evaluation error conditions that will be proven to be sufficient to ensure correct rounding.

The second step consists in generating an efficient polynomial evaluation program, and in the automatic validation of its accuracy. On the one hand, the generation relies on several heuristics aimed at maximizing ILP exposure. On the other hand, checking that such a program is accurate enough turns out to be more involved than for square root, and will require a specific splitting strategy.

Third, besides the polynomial evaluation program, additional subroutines and associated \textit{C} code sequences are proposed. Those include sign and exponent computation, rounding, and handling overflow, underflow and special values. This provides a complete division code (for rounding to nearest and without subnormal numbers), optimized for the ST231 processor yet portable.

The paper is organized as follows. After some preliminaries and notation in Section 2, the three contributions above will be described in Sections 3, 4, 5, respectively. Some experimental results obtained with the ST231 processor and the ST200 compiler will be reported in Section 6, and we shall conclude in Section 7.
2. Preliminaries and notation

Floating-point data and rounding. The floating-point data we shall consider are ±0, ±∞, quiet or signaling Not-a-Numbers (qNaN, sNaN), as well as normal binary floating-point numbers

\[ x = (-1)^{s_x} \times m_x \times 2^{e_x}, \quad (1) \]

with \( s_x \in \{0, 1\} \), \( m_x = (1.m_x)_{m_x} \) and \( e_x \in \{e_{\text{min}}, \ldots, e_{\text{max}}\} \). (In particular subnormal numbers [1, §3.3] will not be considered.) The precision \( p \) and extremal exponents \( e_{\text{min}} \) and \( e_{\text{max}} \) are assumed to be integers such that \( p \geq 2 \) and \( e_{\text{min}} = 1 - e_{\text{max}} \).

The rounding attribute chosen here is “to nearest even” (roundTiesToEven [1, §4.3.1]) and will be referred to as RN. Except for some special input \((x, y)\) for which special values must be delivered as detailed in Section 5.4, the standard requires that RN\((x/y)\) be returned whenever \( x \) and \( y \) are as in (1).

Correctly rounded division. That RN\((x/y)\) essentially reduces to a correctly rounded ratio of (possibly scaled) significands can be recalled as follows. First, using RN\((-x)\) gives

\[ \text{RN}(x/y) = (-1)^s_r \times \text{RN}(|x/y|), \]

where \( s_r \) is the XOR of \( s_x \) and \( s_y \). Then, taking \( c = 1 \) if \( m_x \geq m_y \) and 0 otherwise, one has \(|x/y| = \ell \times 2^d\), where

\[ \ell = 2m_x/m_y \times 2^{-c}, \quad d = e_x - e_y - 1 + c. \quad (2) \]

Since both \( m_x \) and \( m_y \) are in \([1, 2)\), \( \ell \) is in \([1, 2)\) as well, and \( \ell \times 2^d \) will be called the normalized representation of \(|x/y|\). Tighter enclosures of \( \ell \) can in fact be given:

**Property 1.** If \( m_x \geq m_y \) then \( \ell \in [1, 2 - 2^{-p}] \) else \( \ell \in (1, 2 - 2^{-p}) \).

**Proof.** If \( m_x \geq m_y \) then \( c = 1 \), and we deduce from \( 1 \leq m_x \leq 2 - 2^{-p} \) and \( 0 < 1/m_x \leq 1/m_y \leq 1 \) that \( 1 \leq \ell \leq 2 - 2^{-p} \). If \( m_x < m_y \) then \( m_x \leq m_y - 2^{-p} \) and thus \( \ell \leq 2 - 2^{-p}/m_y \). Hence, using \( m_x \geq 1 \) and \( 1/m_y > 1/2 \), we obtain \( 1 < \ell < 2 - 2^{-p} \) as desired.

These enclosures of \( \ell \) will be used explicitly when handling underflow in Section 5.3. For now, we simply note that both of them give RN\((\ell)\) in \([1, 2 - 2^{-p}]\), so that

\[ \text{RN}(|x/y|) = \text{RN}(\ell) \times 2^d. \]

If \( e_{\text{min}} \leq d \leq e_{\text{max}} \) then we shall return the normal number RN\((x/y)\) = \((-1)^{s_r} m_r \times 2^{e_r}\), where

\[ s_r = s_x \oplus s_y, \quad m_r = \text{RN}(\ell), \quad e_r = d. \quad (3) \]

Else, \( d \) is either smaller than \( e_{\text{min}} \) or greater than \( e_{\text{max}} \). Since subnormals are not supported, some special values will be returned in either case, as detailed in Section 5.3. Thus, to get RN\((x/y)\) the main task consists in deducing from \( m_x \) and \( m_y \) the correctly rounded value RN\((\ell)\) in (3), the sign \( s_r \), and exponent \( e_r \), being computable in parallel and at lower cost (see Section 5.1).

Correct rounding from one-sided approximations. Among the many methods known for getting RN\((\ell)\) (see [5, §8.6] and the references therein), the one we focus on in this paper uses *one-sided approximations*: as shown in [5, p. 459], this method reduces the computation of RN\((\ell)\) to that of an approximation \( v \) of \( \ell \) such that

\[ -2^{-p} < \ell - v \leq 0. \quad (4) \]

Here \( v \) is representable with, say, \( k \) bits while \( \ell \) has in most cases an infinite binary expansion \((1.\ell_1 \ldots \ell_p \ldots)\).

Once such a \( v \) is known, correct rounding follows easily (see [5, p.460] and Section 5.2) and it remains to deduce from each possible pair \((m_x, m_y)\) a value \( v \) that satisfies (4).

Before presenting in Sections 3 and 4 a novel approach for computing \( v \) in a certified and efficient way, we give next a brief description of the implementation context.

Software implementation on integer processors. Our implementation of division is for the binary32 format of [1]:

\[ k = 32, \quad p = 24, \quad e_{\text{max}} = 127. \]

It will consist of a piece of C code using exclusively 32-bit integers, for input/output encoding as well as for intermediate variables.

Concerning the input data \( x, y \) the standard encoding into 32-bit unsigned integers \( X, Y \) is assumed [1, §3.4]. For example, the bit string \( X_{31} \ldots X_0 = 0\sum_{i=0}^{31} X_i 2^i \) is such that \( X_s = s_x \) (sign bit of \( x \)), \( \sum_{i=0}^{31} X_i 2^i = e_x + 127 \) (biased exponent of \( x \), for \( x \) normal), and \( X_i = m_{x,23-i} \) for \( i = 0, \ldots, 22 \) (fraction bits of \( x \)). The output is encoded similarly and our division code eventually takes the form of a C function like the one below:

```c
unsigned int binary32div(unsigned int X, unsigned int Y) {...}
```

Concerning the operations on input or intermediate variables, we assume available the basic arithmetic and logical operators +, ×, etc. as well as a \texttt{max} instruction and a multiplier \texttt{mul} defined for \( A, B \in \{0, \ldots, 2^{32} - 1\} \) as \( \texttt{mul}(A,B) = [A \cdot B \cdot 2^{-32}] \). Here \([·]\) denotes the usual floor function, and \texttt{mul} thus gives the 32 most significant bits of the exact product \( A \cdot B \).

Therefore, up to emulating \texttt{max} and \texttt{mul} as shown in Appendix A, all we need is a C compiler that implements 32-bit arithmetic. However some features of the ST231 processor and compiler have influenced the design and optimizations described in Sections 4 and 5. In particular, 4...
instructions can be launched simultaneously, among which at most two \texttt{mul} instructions. Also, the latency of \texttt{max} and of the other basic operators is 1, while it is 3 for \texttt{mul}.

3. Sufficient conditions for correct rounding

This section gives sufficient conditions for (4) to hold. To do so we extend to division the bivariate polynomial-based framework introduced in [8] for computing correctly-rounded floating-point square roots. A preliminary step is to restrict (4) to the following more symmetric, but only slightly stronger, condition

$$\| (\ell + 2^{-p-1}) - v| < 2^{-p-1}. \quad (5)$$

Sufficient conditions to have (5) will be obtained by introducing a suitable bivariate polynomial approximant along with approximation and evaluation error bounds. We will rely on these conditions for designing our validation approach in Section 4.2, especially for providing hint values to the software tools Sollya and Gappa that we use.

3.1 Polynomial approximation

We start by interpreting the rational number $\ell + 2^{-p-1}$ as the value of a suitable function of $m_x$ and $m_y$. Defining $F(s, t) = 2^{-p-1} + s/(1 + t)$, we have that $\ell + 2^{-p-1}$ is the exact value of $F$ at the particular point

$$(s^*, t^*) = (2m_x \cdot 2^c, m_y - 1). \quad (6)$$

When $m_x$ and $m_y$ vary then $s^*$ and $t^*$ range in the domains $S = [1, 2 - 2^1p] \cup [2, 4 - 2^{-1}p]$ and $T = [0, 1 - 2^{-1}p]$. (In particular, the second interval for $S$ comes from the fact that $c = 0$ implies $m_x \leq 2 - 2^{12-p}$.)

Then, following [8], the next step is to approximate $F$ over $S \times T$ by a suitable bivariate polynomial $P$. Since $F$ is linear with respect to $s$, one can reduce to univariate approximation by taking

$$P(s, t) = 2^{-p-1} + s \cdot a(t), \quad (7)$$

with $a(t)$ a polynomial approximating $1/(1 + t)$ over $T$. If we define

$$\alpha(a) = \max_{t \in T} |1/(1 + t) - a(t)|, \quad (8)$$

then the approximation error for $F$ at $(s^*, t^*)$ satisfies

$$|F(s^*, t^*) - P(s^*, t^*)| \leq (4 - 2^{2-p}) \alpha(a).$$

Since from (5) the overall error must be less than $2^{-p-1}$, we take

$$\alpha(a) < 2^{-p-1} / (4 - 2^{2-p}) \quad (9)$$

as a target approximation error bound for computing the approximant $a$.

The approximant construction is done using the software environment Sollya\footnote{http://sollya.gforge.inria.fr/}, from the function $1/(1 + t)$, the domain $T$, and the error bound (9). For reducing the final cost we choose a polynomial of smallest degree $\delta$ that satisfies the above constraints. For $p = 24$, the Sollya function \texttt{guessdegree} leads to $\delta = 10$. Then, with the additional constraint that the coefficients should have no more than $k = 32$ fraction bits, we deduce a suitable polynomial $a(t)$ from the \texttt{remez} function and by truncation. One obtains $a(t) = \sum_{i=0}^{10} a_i t^i$, with each $a_i$ defined by a 32-bit unsigned integer $A_i$ such that $|a_i| = A_i \cdot 2^{-32}$. In our case, it turns out that $1 > |a_0| > \cdots > |a_{10}|$ and that the signs alternate, so that

$$a_i = (-1)^i A_i \cdot 2^{-32} \in (-1, 1), \quad 0 \leq i \leq 10. \quad (10)$$

Finally, a certified bound on the actual approximation error is obtained using Sollya’s \texttt{infnorm} function:

$$\alpha(a) \leq 3 \cdot 2^{-29} \approx 2^{-27.41} < \frac{2^{-25}}{4 - 2^{-23}} \approx 2^{-27}. \quad (11)$$

3.2. Subdomain-based error conditions

Once $a$ is available, for establishing (5) we need to consider the rounding errors of the evaluation of $P$ given by (7). In [8], for the design of a correctly-rounded square root function in a similar context, errors have been bounded by a single value, on the whole domain $S \times T$. Here we extend this approach since the room left by (11) between the actual approximation error and $2^{-p-1}$, is not sufficient for taking into account rounding errors. (We refer to the experimental data in Section 4.2.) The validation of our division algorithm will require to see the interval $T$ as a union of $n$ subintervals: $T = \bigcup_{i=1}^n T^{(i)}$ and, accordingly, the approximation error $\alpha(a)$ of (8) will then split up into

$$\alpha^{(i)}(a) = \max_{t \in T^{(i)}} |1/(1 + t) - a(t)|, \quad 1 \leq i \leq n. \quad (12)$$

The value $v$ in (5) will result from the evaluation of $P$ by a finite precision program $P$ that produces, for each subdomain $S \times T^{(i)}$, the rounding error

$$\rho^{(i)}(P) = \max_{(s, t) \in S \times T^{(i)}} |P(s, t) - P(s, t)|. \quad (13)$$

Let $i$ be such that $(s^*, t^*)$ belongs to $S \times T^{(i)}$. Then, from (12) and (13), the overall error is eventually bounded as

$$| (\ell + 2^{-p-1}) - v| \leq (4 - 2^{2-p}) \alpha^{(i)}(a) + \rho^{(i)}(P),$$

and we arrive at the following sufficient conditions for (5):

$$\alpha^{(i)}(a) \leq 3 \cdot 2^{-29} \approx 2^{-27.41} < \frac{2^{-25}}{4 - 2^{-23}} \approx 2^{-27}. \quad (11)$$
Property 2. If the approximation and rounding errors satisfy, for \(1 \leq i \leq n\),
\[
(4 - 2^{3-p})\alpha^{(i)}(a) + \rho^{(i)}(P) < 2^{-p-1}
\] (14)
then (5) holds.

4. Evaluation code generation and validation

Here we present our strategy to produce automatically an efficient evaluation program \(P\) along with an a posteriori certificate on its accuracy (in the sense of Property 2).

For \(p = 24\), the program \(P\) will implement a finite precision evaluation of \(P(s^*, t^*) = 2^{-25} + s^* \cdot a(t^*)\). Here \(a\) is the polynomial obtained in Section 3.1 and whose coefficients \(a_i\) satisfy (10). The program will in fact store only the 32-bit integers \(A_i\), the coefficient signs being handled through an appropriate choice of arithmetic operators (+ or −) made when generating \(P\). Concerning the evaluation point \((s^*, t^*)\) defined in (6), it can be encoded by a pair \((S, T)\) of 32-bit unsigned integers such that
\[
s^* = S \cdot 2^{-30}, \quad t^* = T \cdot 2^{-32}.
\] (15)
The computation of \(S\) and \(T\) from \(X\) and \(Y\) can be implemented in C as follows:

\[
\begin{align*}
T_x &= X << 9; \quad T_y = Y << 9; \quad X_8 = X >> 8; \\
S &= M_x = X_8 | 0x80000000; \quad c = T_x >= T_y;
\end{align*}
\]

The above code has been written with ILP exposure in mind. For example, \(c\) is computed by comparing the trailing significands \(m_x - 1\) and \(m_y - 1\), rather than \(m_x\) and \(m_y\). On ST231, this piece of code will typically take 3 cycles, the delay between \(S\) and \(T\) being of 2 cycles.

Concerning the output of \(P\), note first that by Property 1, \(v\) in (4) must satisfy \(v \in [1, 2 - 2^{-p}]\). Moreover, because of the formats introduced in (10) and (15) and of the fact that \(P\) is essentially a fixed-point code, the output of \(P\) will be a 32-bit unsigned integer \(V\) representing \(v\) as
\[
v = V \cdot 2^{-30}.
\] (16)
(How to implement correct rounding using this format will be detailed in Section 5.2.)

4.1. Evaluation program generation

Once the integers \(S, T, A_0, A_1, \ldots, A_{10}\) are available, we determine automatically an efficient program \(P\) for evaluating \(V\) by means of 32-bit additions/subtractions and \texttt{mul} instructions. By efficient program we mean a way of parenthesizing the arithmetic expression \(P(s^*, t^*)\) that reduces the execution latency as well as the number of \texttt{mul} instructions. This depends on a set of heuristics, still under development, but that already enabled to produce an evaluation program suitable for floating-point division on ST231.

Evaluation tree generation. Following [6], we generate evaluation trees whose height is kept low through ILP exposure, thus avoiding highly sequential schemes like Horner’s. To do so, we proceed in two substeps. Given the polynomial degree \(\delta\), the delay between \(S\) and \(T\), and some latencies for addition/subtraction and \texttt{mul}, we first heuristically compute a target latency \(\tau\) for \(P\), assuming unbounded parallelism. This hint for the latency is a priori feasible, still reasonably low. Then we generate automatically a set of evaluation trees with height no more than this target latency. An example of such a tree is given in Figure 1, whose height corresponds to the target latency \(\tau = 14\). This latency\(^2\) is more than three times lower than the latency of \((3 + 1) \times 11 = 44\) cycles that would result from computing \(P(s^*, t^*)\) with Horner’s rule.

\[\text{Figure 1. Generated evaluation tree.}\]

Our approach is heuristic in the sense that if no evaluation tree is found that satisfies the target latency \(\tau\), we increase \(\tau\) and restart the process. However, the practice has shown that the number of evaluation trees found given the target \(\tau\) is usually extremely large, already for degrees much lower than the degree \(\delta = 10\) we have here. Consequently, we have implemented several filters in order to reduce significantly this number during the generation, and thus to speed up the whole process.

Arithmetic operator choice. A first filter consists in restricting to evaluation trees for which all intermediate values are positive. This restriction allows to work with the full precision \(k = 32\), instead of loosing one bit because of signed arithmetic. Such special trees can be found by choosing the addition/subtraction operators appropriately, for example considering \(a_0 = (-a_1 t)\) rather than \(a_0 + a_1 t\),

\(^2\)On the tree, it corresponds to computing \(r_4\), and then \(r_{22}\) up to \(V\) in \(3 + 3 + 1 + 3 + 3 + 1 = 14\) cycles.
for $a_1$ is negative. If the sign of one of the intermediate values computed by the tree changes when the input $(S, T)$ varies, then that evaluation tree is rejected. This first filter is implemented using the MPFI library for interval arithmetic. (An interval containing zero is interpreted as a sign change for the corresponding variable.)

**Scheduling verification.** A second filter consists in checking if a given evaluation tree can be scheduled without latency increase on a simplified model of the real target architecture. In our case of division on ST231, the evaluation tree has a latency of 14 cycles in theory (that is, assuming unbounded parallelism) as well as in practice. In fact, the possible scheduling displayed in Table 1 uses only 3 out of the 4 issues offered by the ST231. For now, this second filter is implemented using a naive list scheduling algorithm.

<table>
<thead>
<tr>
<th>Cycle</th>
<th>Issue 0</th>
<th>Issue 2</th>
<th>Issue 3</th>
<th>Issue 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cycle 0</td>
<td>$r_0$</td>
<td>$r_4$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 1</td>
<td>$r_6$</td>
<td>$r_{13}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 2</td>
<td>$r_{11}$</td>
<td>$r_{20}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 3</td>
<td>$r_1$</td>
<td>$r_5$</td>
<td>$r_{22}$</td>
<td></td>
</tr>
<tr>
<td>Cycle 4</td>
<td>$r_2$</td>
<td>$r_4$</td>
<td>$r_{14}$</td>
<td></td>
</tr>
<tr>
<td>Cycle 5</td>
<td>$r_{12}$</td>
<td>$r_{15}$</td>
<td>$r_{21}$</td>
<td></td>
</tr>
<tr>
<td>Cycle 6</td>
<td>$r_7$</td>
<td>$r_{10}$</td>
<td>$r_{23}$</td>
<td></td>
</tr>
<tr>
<td>Cycle 7</td>
<td>$r_3$</td>
<td>$r_8$</td>
<td>$r_{24}$</td>
<td></td>
</tr>
<tr>
<td>Cycle 8</td>
<td>$r_9$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 9</td>
<td>$r_{17}$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 10</td>
<td>$r_9$</td>
<td>$r_{25}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 11</td>
<td>$r_{18}$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cycle 13</td>
<td>$V$</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 1. Feasible scheduling on ST231.**

**Evaluation code.** Finally, the first evaluation tree that passes both filters is chosen, and the corresponding evaluation program is printed out as a piece of C code. In our case, the obtained evaluation program is presented in Listing 1.

```c
unsigned int r24 = mul( r19 , r23 );
unsigned int r25 = mul( r10 , r24 );
unsigned int V = r18 + r25;
```

**Listing 1. Generated evaluation program.**

4.2. Evaluation program validation

We have validated the above evaluation code using Gappa. Gappa is a software tool intended to help verifying and formally proving properties on numerical programs. It manipulates logical formulas involving the inclusion of expressions in intervals, and allows to bound rounding errors in a certified way. The first validation step is to check that no overflow can occur. This is easily done with Gappa by verifying that no intermediate value can be greater than $2^{52} - 1$.

For proving the correct rounding inequality (5), we use Gappa for providing hints to Gappa. With the polynomial $a$ computed in Section 3.1, and no subdivision of the domain $T$ (that is, $n = 1$), the approximation error satisfies

$$\alpha(a) \leq \theta_0 = 3 \cdot 2^{-29} \approx 2^{-27.41}. \tag{17}$$

According to (14), we then take $\eta_0 = 2^{-25} - (4 - 2^{-21}) \cdot \theta_0$, and use the hint

$$\rho(P) < \eta_0 \approx 2^{-26.99} \tag{18}$$

as a sufficient condition on the rounding error during the evaluation of the program $P$. This approach succeeds in the case $m_x \geq m_y$ where, with the help of Gappa, we have checked that (18) is true. Note that the strict inequality is checked with Gappa through an inequality $\rho(P) \leq \eta_0 - \epsilon$ for a small enough, positive $\epsilon$.

In the case $m_x < m_y$, with $s^* \in [2, 4 - 2^{-21}]$ and $t^* \in [2^{-23}, 1 - 2^{-23}]$, we need to split up the domain $T$. Indeed, we find points $t^*$ at which (18) is not satisfied. For example, for $t^* = 0.97490441799163818359375$, with $t^*$ in a small enough interval $T^{(i)}$ (see the last row of Table 2), we can check that $\rho(P) < \rho^{(i)}(P) < \eta_4 \approx 2^{-26.77}$. Nevertheless, considering the approximation error on the same interval, we can establish (14) since, in compensation, it can be proven that $\alpha^{(i)}(a) \leq \theta_4 \approx 2^{-27.49} < \alpha(a)$.

For validating the division program, and finding adequate subintervals $T^{(i)}$’s, we have implemented a splitting of $T$ by dichotomy. This process has split the definition domain up into $n = 36127$ subintervals. For each of them, using Sollya, we first bound the approximation error $\alpha^{(i)}(a)$. This gives $\alpha^{(i)}(a) \leq \theta$ for some rational number $\theta$. Then the sufficient condition (14) is established by checking that

$$\rho^{(i)}(P) < \eta = 2^{-29} - (4 - 2^{-21}) \cdot \theta.$$ 

The dichotomy is illustrated by Table 2 where “no” in the last column means that the interval in the second column has to be split up.
The bounds on $\alpha^{(1)}(a)$ and $\rho^{(1)}(P)$ (where the $\cdot$ stands for the index of the interval in the subdivision) that are discovered with Sollya and Gappa are given in the third and fourth columns. For the exact values of the $\theta_j$’s and $\eta_j$’s we refer to Appendix B.

5. Implementation of a complete division code

So far we have presented an efficient way of deducing from $m_x$ and $m_y$ an integer $V$ such that $v = V \cdot 2^{−30} = (1.v_1 \ldots v_{30})_2$ satisfies (4). To obtain a complete code for binary floating-point division it remains to compute the sign and the exponent of the result, to deduce from $v$ a correctly-rounded significand, and to pack those three fields according to the standard encoding of the binary32 format. If either $x$ or $y$ is a special operand then a special value must be returned, as prescribed in [1], which requires specific handling. The following sections detail algorithms for each of those tasks along with some C codes well-suited for a target like the ST231 processor. (All the variables are unsigned int, except for $D$ which is int.)

From Section 5.1 to Section 5.3, both $x$ and $y$ are supposed to be normal numbers, while in Section 5.4 at least one of them is special, that is, ±0, ±∞, qNaN or sNaN.

5.1. Sign and exponent computation

The sign $s_r$ of the result $r$ is trivially obtained by taking the XOR of the sign bits of $X$ and $Y$:

$$S_r = (X \cdot Y \& \& 0x80000000);$$

The result exponent $e_r$ will be obtained by first computing the integer

$$D = d + e_{\text{max}} − 1.$$  \hspace{1cm} (19)

If $e_{\text{max}} \leq d \leq e_{\text{max}}$, then $r$ is normal and the bits of its biased exponent $E_r = D + 1$ will be deduced by adding the correctly-rounded significand to $D \cdot 2^{p−1}$ (see Section 5.2); otherwise, since subnormals are not supported, $r$ must take particular values like $±0$, ±$2^{−\text{max}}$ or $±\infty$, and we will see in Section 5.3 how such situations can be detected directly by inspecting the integer $D$.

Let us now compute $D$. Since $x$ and $y$ are normal, their biased exponents are $E_x = e_x + e_{\text{max}}$ and $E_y = e_y + e_{\text{max}}$. Therefore, using (19) together with the definition of $d$ in (2),

$$D = E_x − E_y + e_{\text{max}} − 2 + c.$$  \hspace{1cm} (20)

When $k = 32$, $p = 24$, and $e_{\text{max}} = 127$, an implementation of (20) that exposes ILP is:

$$\begin{align*}
\text{absX} &= X \& \& 0x\text{7FFFFFFF}; \\
\text{absY} &= Y \& \& 0x\text{7FFFFFFF}; \\
\text{Ex} &= \text{absX} >> 23; \\
\text{Ey} &= \text{absY} >> 23; \\
\text{int} \ D &= (\text{Ex} + 125) − (\text{Ey} − c); \\
\end{align*}$$

Note that the biased exponent values $E_x$ and $E_y$ have been obtained by first computing the absolute values of $x$ and $y$ (by setting the sign bits to zero), and then shifting right by $p − 1 = 23$ positions. Of course, there are other ways of extracting these biased exponent values, such as, for example for $E_x$,

$$\text{Ex} = (X >> 23) \& \& 0x\text{FF};$$

or

$$\text{Ex} = (X << 1) >> 24;$$

However, we tend to prefer the version involving absX and absY, for these absolute values will be reused when computing special values in Section 5.4.

5.2. Rounding and packing

Given $v$ that approximates $\ell$ from above as in (4), the correctly-rounded significand $m_r = \text{RN}($\ell$)$ can be deduced essentially as in [8] and [5, p. 459] (see also [20, 15] and [17, §3.3]): defining

$$w = (1.v_1 \ldots v_{p-1}v_p)_2$$

as the truncated value of $v$ to $p$ fraction bits, one has

$$m_r = \begin{cases} w \text{ truncated to } p-1 \text{ fraction bits if } w \geq \ell, \\
 w + 2^{-p} \text{ truncated to } p-1 \text{ fraction bits if } w < \ell. \end{cases}$$
To check this, note first that by truncation to $p$ fraction bits, $0 \leq v - w < 2^{-p}$, which together with (4) leads to

$$|\ell - w| < 2^{-p}. \quad (21)$$

Then it remains to verify for $v_p = 0$ and for $v_p = 1$, that the above definition of $m_r$ always gives $\text{RN}(\ell)$, using in particular the classic fact that $\ell$ cannot be exactly halfway between two consecutive normal floating-point numbers (see for example [11, Lemma 1] or [3, p. 229]).

To implement the above definition of $m_r$ one has to compute $w$ and to decide whether $w \geq \ell$. Since $w = V \cdot 2^{-k}$ and the bit string of $V$ is $01v_1 \ldots v_{k-2}$, truncating $v$ to $p$ fraction bits means zeroing out the last $k - p - 2$ bits of $V$. For $(k,p) = (32,24)$ the line below sets to zero the last six bits of the bit string $01v_1 \ldots v_{24}0v_{25}v_{26}0v_{27}v_{28}0v_{29}0v_{30}$ of $V$:

\begin{verbatim}
  \texttt{w = V \& 0x0FFFFFFC0;}
\end{verbatim}

The bit string of $W$ is thus $01v_1 \ldots v_{24}00000000$ and $w = W \cdot 2^{-30}$. To know if $w \geq \ell$ or not, let us introduce the integer $M_y$ such that $m_y = M_y \cdot 2^{1-k}$. With $k = 32$ and $S$ as in (15), we have the following characterization:

**Property 3.** The condition $w \geq \ell$ is true if and only if the condition $\text{mul}(W,M_y) \geq (S >> 1)$ is true.

**Proof.** From $w = W \cdot 2^{-30}$, $m_y = M_y \cdot 2^{-31}$, and $s^* = S \cdot 2^{-30}$, we deduce that $w \geq \ell = s^*/m_y$ is equivalent to $W \cdot M_y \cdot 2^{-32} \geq S/2$. Now, by definition of $\text{mul}$ as a floor function, we have

$$W \cdot M_y \cdot 2^{-32} - 1 < \text{mul}(W,M_y) \leq W \cdot M_y \cdot 2^{-32}. \quad (22)$$

Using the two inequalities in (22) together with the fact that $\text{mul}(W,M_y)$ and $S/2$ are nonnegative integers representable with 32 bits, one can check that $w \geq \ell$ if and only if $\text{mul}(W,M_y) \geq S/2$. In C, the latter condition reads $\text{mul}(W,M_y) \geq (S >> 1)$.

To deduce the value of $m_r = (1,m_r,1 \ldots m_r,p-1)_2$ let $M_r$ be the integer such that $m_r = M_r \cdot 2^{1-p}$. It then follows from $w = W \cdot 2^{-k}$ that

$$M_r = \begin{cases} 
[W \cdot 2^{-(k-p-1)}] & \text{if } w \geq \ell, \\
[(W + 2^{k-p-2}) \cdot 2^{-(k-p-1)}] & \text{if } w < \ell.
\end{cases}$$

Thus, for $(k,p) = (32,24)$, $M_r$ is obtained by shifting either $W$ or $W + 2^h$ to the right by $k$ positions.

Let us now pack the bits of $m_r$ with the bits of $s_r$ and $E_r$. Since in Section 5.1 we have in fact computed $D = E_r - 1$, removing the leading 1 in $m_r = (1,m_r,1 \ldots m_r,p-1)_2$ can be avoided: the $k$-bit integer that encodes the result $r$ is

$$s_r \cdot 2^{k-1} + D \cdot 2^{p-1} + M_r. \quad (23)$$

In particular $D \in \{0, \ldots, 2e_{\text{max}} - 1\}$ implies that $D \cdot 2^{p-1} + M_r$ must be less than $2^k$ and thus never propagates a carry to the sign bit.

Since we expect the computation of $s_r$ and $D$ to be much cheaper than that of $M_r$, one may first take the bitwise OR of $s_r \cdot 2^{k-1}$ and $D \cdot 2^{p-1}$, and then only add $M_r$. For $(k,p) = (32,24)$ and $p = 24$ this gives the following code sequence:

\begin{verbatim}
My = (Y << 8) | 0x80000000;
if( mul(W,My) >= (S >> 1) )
  return (Sr | (D << 23)) + (W >> 7);
else
  return (Sr | (D << 23)) + ((W + 0x40) >> 7);
\end{verbatim}

### 5.3. Overflow and underflow detection

The value of the integer $D = E_r - 1$ in (20) can be used to detect overflow and underflow. Indeed, the normalization assumption on $x$ and $y$ implies that both $E_x$ and $E_y$ lie in the normal (biased) exponent range $\{1, \ldots, 2e_{\text{max}}\}$. Since $c$ is either 0 or 1, it follows from (20) that $D$ ranges from $-e_{\text{max}} - 1$ to $3e_{\text{max}} - 2$. This range contains $\{0, \ldots, 2e_{\text{max}} - 1\}$, for which the result is a normal number; it also contains two extreme ranges, for which either overflow or underflow occurs.

Let us start with overflow. If $D \geq 2e_{\text{max}}$ then $E_r = e_r + e_{\text{max}}$ gives $e_r \geq e_{\text{max}} + 1$. Therefore $|x/y| \geq 2^{e_{\text{max}} + 1}$ and, by definition of the rounding operator $\text{RN}()$ in [1], we have

$$\text{RN}(x/y) = (-1)^{e_r} \infty.$$

For $e_{\text{max}} = 127$ this case can be implemented as:

\begin{verbatim}
if( D >= 0xFE ) return Sr | 0x7F800000;
\end{verbatim}

Now for underflow. If $D < 0$ then $e_r \leq e_{\text{max}} - 1$. Using $\ell < 2$ then gives $|x/y| < 2^{e_{\text{max}}}$. Following [7] we round $|x/y|$ to nearest-even as if subnormals were supported. This rounded value can be either $2^{e_{\text{max}}}$ (the smallest positive normal number) or a subnormal number. By definition of $\text{RN}()$ the first case occurs if and only if

$$(1 - 2^{-p}) \cdot 2^{e_{\text{max}}} \leq |x/y| < 2^{e_{\text{max}}}, \quad (24)$$

and we shall return the normal number $(-1)^{e_r} 2^{e_{\text{max}}}$. In the second case, since we do not support subnormals, we shall return $(-1)^{e_r} 0$.

**Property 4.** One has (24) if and only if $e_x - e_y = -e_{\text{max}}$ and $m_x = 2 - 2^{1-p}$ and $m_y = 1$.

**Proof.** Assume that (24) holds. Then it follows from $|x/y| = \ell \cdot 2^d$ with $\ell \in [1,2]$ that $d$ must be equal to $e_{\text{max}} - 1 = e_{\text{max}}$, and that $\ell \geq 2 - 2^{1-p}$. Property 1 implies further that $\ell = 2 - 2^{1-p}$ and $m_x \geq m_y$. Using the definition of $\ell$ in (2) then gives $m_x/m_y = 2 - 2^{1-p}$ and, since
We report here some experiments done with the complete division code that follows immediately from the C codes of Sections 4 and 5.

**Validation of the complete division code.** Although our code has not been tested exhaustively, it has been validated using two classical test programs for IEEE binary floating-point arithmetic, and especially for division: the Extreme Rounding Tests Set [13] and the TestFloat package [7]. This was done by compiling the code with Gcc under Linux and by using the software implementations of max and mul given in Appendix A.

**Results obtained with the ST200 VLIW compiler.** The same code has then been compiled with the ST200 VLIW compiler (version 2.0.0-0-A 20061215) based on the Open64 compiler technology, re-targeted to the ST200 family.

This compiler can produce an annotated assembly output, with specific scheduling annotations giving the date at which each bundle (a group of up to 4 instructions) is scheduled. In addition, one peculiarity of the ST200 architecture is that it provides a partial predication support in the form of conditional selection instructions, that are used by the compiler [2] to generate branch-free code for all the subroutines described in this article.

Using optimization level -O3, the assembly produced in our case indeed consists of fully if-converted straight-line
code in which the number of instructions as well as the latency is the same regardless of the nature of the input (normal numbers or special values). The table below collects these two values together with the number of instructions per cycle (IPC) and the code size:

<table>
<thead>
<tr>
<th>Number of inst.</th>
<th>Latency</th>
<th>IPC</th>
<th>Code size</th>
</tr>
</thead>
<tbody>
<tr>
<td>87</td>
<td>27 cycles</td>
<td>$87/27 \approx 3.22$</td>
<td>424 bytes</td>
</tr>
</tbody>
</table>

Since the ST231 has four issues, the IPC value indicates clearly the parallel nature of our approach.

Also, since one cycle is necessary for the last two instructions to select and return the result, the other 85 instructions must have been scheduled on the 4 issues during the first 26 cycles. This value of 26 cycles is close to the ideal value of $22 = \lceil \frac{85}{4} \rceil$.

Finally, in the same context and for the same problem (that is, software implementation of binary32 floating-point division, correctly-rounded to nearest even and without subnormal numbers), the previously fastest implementation had a latency of 48 cycles [19, p. 104]. Thus, the speed-up brought by our approach is by a factor of 1.78.

7. Conclusion and future work

In this paper, we have focused on the binary32 format and on a particular 32-bit architecture. However, the approach we have presented in Sections 4 and 5 for generating/validating polynomial evaluation codes and for designing complete division codes, should in principle be usable for other values of the key parameters $k$, $p$, and $e_{\text{max}}$. This could be of interest when optimizing division codes for other processors and/or other floating-point formats (like binary64, binary128, or smaller formats used in computer graphics).

This work also suggests two research directions, which we are currently investigating. First, gradual underflow is important [9] and our division code should definitely be extended in order to support subnormal numbers while keeping the latency as low as possible; similarly, all the rounding attributes prescribed in [1] should be implemented. Second, in some important special cases such as inversion (instead of division) or faithfully rounded results (instead of correctly rounded results), further optimizations should be easy to implement and validate by using the generation/validation tools and the design method that we have presented here.

Acknowledgements

This work was supported by “Pôle de compétitivité mondial” Minalogic and by the ANR project EVA-Flo.

References

A. Implementing the max and mul instructions

A C99 implementation of max and mul is as follows:

```c
static inline unsigned int max(unsigned int A, unsigned int B) {
    return A > B ? A : B;
}
```

```c
static inline unsigned int mul(unsigned int A, unsigned int B) {
    unsigned long long int t0 = A;
    unsigned long long int t1 = B;
    unsigned long long int t2 = (t0 * t1) >> 32;
    return t2;
}
```

The ST200 compiler is able to generate a single instruction when compiling the max or the mul function: it generates respectively the maxu and mul64hu ST200 instructions. This is interesting, since there is no need to write code using specific intrinsic functions, while reaching best efficiency.

B. Exact values of error bounds

Approximation error / Rounding error bounds

| θ₁   | $32666224213410587279617460750040978302345$ | $2^{162}$ |
| η₁   | $913512923254018323011219669051754040083752329$ | $2^{183}$ |
| θ₂   | $32666103655948062777172776243763743966801$ | $2^{192}$ |
| η₂   | $91352303541714218547566298100368266740699999537$ | $2^{183}$ |
| θ₃   | $159490429976821437053488529665149430143$ | $2^{251}$ |
| η₃   | $4889745091520622332913501614066406291247987071$ | $2^{182}$ |
| θ₄   | $12325600821076428762804279532157659493459$ | $2^{164}$ |
| η₄   | $4275548200828094943860408345868552125485921363$ | $2^{185}$ |

C. Useful hexadecimal constants

For convenience’ sake the table below displays the decimal value and/or the bit string of each of the hexadecimal constants appearing in some code sequences of Section 4 and Section 5.

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Decimal Value</th>
<th>Bit String</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x80000000</td>
<td>$2^{31}$</td>
<td>(1 00...00)₂</td>
</tr>
<tr>
<td>0x7FFFFFFF</td>
<td></td>
<td>(011...11)₂</td>
</tr>
<tr>
<td>0xFFFF</td>
<td></td>
<td>(00...00111111111111)₂</td>
</tr>
<tr>
<td>0xFFFFF0000</td>
<td></td>
<td>(11...1100000000)₂</td>
</tr>
<tr>
<td>0x40</td>
<td></td>
<td>$2^{6}$</td>
</tr>
<tr>
<td>0x7F800000</td>
<td>$2^{31} - 2^{23}$</td>
<td>(01111111100...00)₂</td>
</tr>
<tr>
<td>0xFFFFF000</td>
<td></td>
<td>(11...110000000000)₂</td>
</tr>
<tr>
<td>0x7F7FFFFF</td>
<td>$2^{31} - 2^{23} - 1$</td>
<td></td>
</tr>
<tr>
<td>0x00400000</td>
<td></td>
<td>(00...00100...00)₂</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Decimal Value</th>
<th>Bit String</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>(00...00100...00)₂</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(00...00100...00)₂</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(00...00100...00)₂</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(00...00100...00)₂</td>
</tr>
</tbody>
</table>