P. Belanovi´cbelanovi´c and M. Leeser, A library of parameterized floating-point modules and their use, Field Programmable Logic and Applications, pp.657-666, 2002.

J. Beuchat and A. Tisserand, Small Multiplier-Based Multiplication and Division Operators for Virtex-II Devices, Field-Programmable Logic and Applications, pp.513-522, 2002.
DOI : 10.1007/3-540-46117-5_54

URL : https://hal.archives-ouvertes.fr/inria-00072094

K. Chapman, Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner ) EDN magazine, 1994.

F. De-dinechin and V. Lefèvre, Constant multipliers for FPGAs, 2nd Intl Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE), pp.167-173, 2000.
URL : https://hal.archives-ouvertes.fr/ensl-00269219

M. Delorimier and A. Dehon, Floating-point sparse matrix-vector multiply for FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, pp.75-85, 2005.
DOI : 10.1145/1046192.1046203

J. Detrey and F. De-dinechin, A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic, The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol.23, issue.1, 2004.
DOI : 10.1007/s11265-007-0048-7

URL : https://hal.archives-ouvertes.fr/ensl-00542212

J. Detrey and F. De-dinechin, Table-based polynomials for fast hardware function evaluation, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), 2005.
DOI : 10.1109/ASAP.2005.61

J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria et al., A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays , FPGA '02, pp.50-55, 2002.
DOI : 10.1145/503048.503056

C. Doss and R. Riley, FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2004.
DOI : 10.1109/FCCM.2004.38

Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, 64-bit floatingpoint FPGA matrix multiplication, ACM/SIGDA Field-Programmable Gate Arrays, pp.86-95, 2005.

B. Lee and N. Burgess, Parameterisable floating-point operators on FPGAs, 36th Asilomar Conference on Signals, Systems, and Computers, pp.1064-1068, 2002.

R. Li, P. Markstein, J. P. Okada, and J. W. Thomas, The libm library and floating-point arithmetic for HP-UX on Itanium, 2001.

G. Lienhart, A. Kugel, and R. Männer, Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2002.
DOI : 10.1109/FPGA.2002.1106673

P. Markstein, IA-64 and Elementary Functions: Speed and Precision. Hewlett- Packard Professional Books, 2000.

]. Muller, Elementary Functions, Algorithms and Implementation
URL : https://hal.archives-ouvertes.fr/ensl-00000008

F. Ortiz, J. Humphrey, J. Durbano, and D. Prather, A Study on the Design of Floating-Point Functions in FPGAs, Field Programmable Logic and Applications, pp.1131-1135, 2003.
DOI : 10.1007/978-3-540-45234-8_137

G. Paul and M. W. Wilson, Should the Elementary Function Library Be Incorporated Into Computer Instruction Sets?, ACM Transactions on Mathematical Software, vol.2, issue.2, pp.132-142, 1976.
DOI : 10.1145/355681.355684

N. Shirazi, A. Walters, and P. Athanas, Quantitative analysis of floating point arithmetic on FPGA based custom computing machines, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, pp.155-162, 1995.
DOI : 10.1109/FPGA.1995.477421

P. T. Tang, Table-lookup algorithms for elementary functions and their error analysis, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic, pp.232-236, 1991.
DOI : 10.1109/ARITH.1991.145565