Pipelined FPGA Adders - ENS de Lyon - École normale supérieure de Lyon Access content directly
Conference Papers Year : 2010

Pipelined FPGA Adders


Integer addition is a universal building block, and applications such as quad-precision floating-point or elliptic curve cryptography now demand precisions well beyond 64 bits. This study explores the trade-offs between size, latency and frequency for pipelined large-precision adders on FPGA. It compares three pipelined adder architectures: the classical pipelined ripple-carry adder, a variation that reduces register count, and an FPGA-specific implementation of the carry-select adder capable of providing lower latency additions at a comparable price. For each of these architectures, resource estimation models are defined, and used in an adder generator that selects the best architecture considering the target FPGA, the target operating frequency, and the addition bit width.


Fichier principal
Vignette du fichier
addition.pdf (313.47 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

ensl-00475780 , version 1 (22-04-2010)
ensl-00475780 , version 2 (01-11-2010)



Florent de Dinechin, Hong Diep Nguyen, Bogdan Pasca. Pipelined FPGA Adders. International Conference on Field Programmable Logic and Applications, Aug 2010, Milano, Italy. pp.422-427, ⟨10.1109/FPL.2010.87⟩. ⟨ensl-00475780v2⟩
259 View
4604 Download



Gmail Facebook Twitter LinkedIn More