Return of the hardware floating-point elementary function - ENS de Lyon - École normale supérieure de Lyon Access content directly
Conference Papers Year : 2007

Return of the hardware floating-point elementary function


The study of specific hardware circuits for the evaluation of floating-point elementary functions was once an an active research area, until it was realized that these functions were not frequent enough to justify dedicating silicon to them. Research then turned to software functions. This situation may be about to change again with the advent of reconfigurable co-processors based on field-programmable gate arrays. Such co-processors now have a capacity that allows to accomodate double-precision floating-point computing. Hardware operators for elementary functions targeted to such platforms have the potential to vastly outperform software functions, and will not permanently waste silicon resources. This article studies the optimization, for this target technology, of operators for the exponential and logarithm functions up to double-precision.
Fichier principal
Vignette du fichier
RRExpLog.pdf (285.73 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

ensl-00117386 , version 1 (01-12-2006)


  • HAL Id : ensl-00117386 , version 1


Jérémie Detrey, Florent de Dinechin, Xavier Pujol. Return of the hardware floating-point elementary function. 18th Symposium on Computer Arithmetic, Jun 2007, Montpellier, France. pp.161-168. ⟨ensl-00117386⟩
122 View
451 Download


Gmail Facebook Twitter LinkedIn More