Multiplicative square root algorithms for FPGAs - ENS de Lyon - École normale supérieure de Lyon Access content directly
Preprints, Working Papers, ... Year : 2010

Multiplicative square root algorithms for FPGAs

Abstract

Most current square root implementations for FPGAs use a digit recurrence algorithm which is well suited to their LUT structure. However, recent computing-oriented FPGAs include embedded multipliers and RAM blocks which can also be used to implement quadratic convergence algorithms, very high radix digit recurrences, or polynomial approximation algorithms. The cost of these solutions is evaluated and compared, and a complete implementation of a polynomial approach is presented within the open-source FloPoCo framework. It allows a much shorter latency and a higher frequency than the classical approach. The cost of IEEE-compliant correct rounding using such approximation algorithms is shown to be very high, and faithful (last-bit accurate) operators are advocated in this case.

Keywords

Fichier principal
Vignette du fichier
RR-LIP-2010-17.pdf (517.98 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

ensl-00475779 , version 1 (22-04-2010)
ensl-00475779 , version 2 (01-11-2010)

Identifiers

  • HAL Id : ensl-00475779 , version 1

Cite

Florent de Dinechin, Mioara Maria Joldes, Bogdan Pasca, Guillaume Revy. Multiplicative square root algorithms for FPGAs. 2010. ⟨ensl-00475779v1⟩
278 View
3265 Download

Share

Gmail Facebook X LinkedIn More